saa7706h NXP Semiconductors, saa7706h Datasheet - Page 17
![no-image](/images/manufacturer_photos/0/4/487/nxp_semiconductors_sml.jpg)
saa7706h
Manufacturer Part Number
saa7706h
Description
Car Radio Digital Signal Processor Dsp
Manufacturer
NXP Semiconductors
Datasheet
1.SAA7706H.pdf
(52 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
SAA7706H
Manufacturer:
XILINX
Quantity:
42
Company:
Part Number:
saa7706h/108Y
Manufacturer:
PHI
Quantity:
6 236
Company:
Part Number:
saa7706h/109
Manufacturer:
PHILIPS
Quantity:
65
Company:
Part Number:
saa7706h/210
Manufacturer:
PHILIPS
Quantity:
6 179
Company:
Part Number:
saa7706h/N107,518
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Company:
Part Number:
saa7706h/N107,557
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Company:
Part Number:
saa7706h/N107S,518
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Company:
Part Number:
saa7706h/N107S,557
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Company:
Part Number:
saa7706h/N210,518
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Philips Semiconductors
8.3
For FM weak signal processing, for AM and FM purposes
(absolute level and multipath) a level input is implemented
(pin LEVEL). In the event of radio reception the clocking of
the filters and the level-ADC is based on a 38 kHz
sampling frequency. A DC input signal is converted by a
bitstream sigma-delta ADC followed by a decimation filter.
The input signal has to be obtained from a radio part. The
tuner must deliver the level information of either AM or FM
to pin LEVEL.
The input signal for level must be in the range 0 to 3.3 V
(V
input voltage in steps with a resolution better than at least
14 mV over the 3.3 V range.
2001 Mar 05
handbook, full pagewidth
VDACP
Car radio Digital Signal Processor (DSP)
(dB)
Signal path for level information
10
10
20
30
40
50
60
0
V
0
VDACN
). The 9-bit level-ADC converts this
10
Fig.9 Frequency response level-ADC and decimal filter.
20
30
17
40
The tolerance on the gain is less than 2%. The MSB is
always logic 0 to represent a positive level. Input level
span can be increased by an external resistor tap. The
high input impedance of the level-ADC makes this
possible.
The decimation filter reduces in the event of an 38 kHz
based clocking regime the bandwidth of the incoming
signal to a frequency range of 0 to 29 kHz with a resulting
f
The level information is sub-sampled by the DSP1 to
obtain a field strength and a multipath indication. These
values are stored in the coefficient or data RAM. Via the
I
programs.
s
2
C-bus they can be read and used in other microcontroller
= 76 kHz. The response curve is given in Fig.9.
50
60
70
Product specification
SAA7706H
f (kHz)
MGT465
80