saa7706h NXP Semiconductors, saa7706h Datasheet - Page 25
![no-image](/images/manufacturer_photos/0/4/487/nxp_semiconductors_sml.jpg)
saa7706h
Manufacturer Part Number
saa7706h
Description
Car Radio Digital Signal Processor Dsp
Manufacturer
NXP Semiconductors
Datasheet
1.SAA7706H.pdf
(52 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
SAA7706H
Manufacturer:
XILINX
Quantity:
42
Company:
Part Number:
saa7706h/108Y
Manufacturer:
PHI
Quantity:
6 236
Company:
Part Number:
saa7706h/109
Manufacturer:
PHILIPS
Quantity:
65
Company:
Part Number:
saa7706h/210
Manufacturer:
PHILIPS
Quantity:
6 179
Company:
Part Number:
saa7706h/N107,518
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Company:
Part Number:
saa7706h/N107,557
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Company:
Part Number:
saa7706h/N107S,518
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Company:
Part Number:
saa7706h/N107S,557
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Company:
Part Number:
saa7706h/N210,518
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Philips Semiconductors
8.14
8.14.1
For communication with external digital sources a digital
serial bus is implemented. It is a serial 3-line bus, having
one line for data, one line for clock and one line for the
word select. For external digital sources the SAA7706H
acts as a slave, so the external source is master and
supplies the clock.
The digital serial input is capable of handling multiple input
formats. The input is capable of handling Philips I
and LSB-justified formats of 16, 18, 20 and 24 bits word
sizes. The sampling frequency can be either
44.1 or 48 kHz. See Fig.15 for the general waveform
formats of all possible formats.
The number of bit clock (BCK) pulses may vary in the
application. When the applied word length is smaller than
24 bits (internal resolution of DSP2), the LSB bits will get
internally a zero value; when the applied word length
exceeds 24 bits then the LSBs are skipped.
It should be noted that:
8.14.2
For communication with external digital sources also an
SPDIF input can be used. The two SPDIF input pins can
be connected via an analog multiplexer to the SPDIF
receiver. It is a receiver without an analog PLL that
samples the incoming SPDIF with a high frequency. In this
way the data is recovered synchronously on the applied
system clock.
From the SPDIF signal a three wire serial bus
(e.g. I
and bit clock line. The sample frequency f
on the SPDIF signal input accuracy and both 44.1 and
48 kHz are supported.
2001 Mar 05
Two digital sources can not be used at the same time
Maximum number of bit clocks per word select (WS) is
limited to 64
The word select (WS) must have a duty cycle of 50%.
Car radio Digital Signal Processor (DSP)
2
S-bus) is made, consisting of a word select, data
Digital serial inputs/outputs and SPDIF inputs
G
INPUTS
G
AND
ENERAL DESCRIPTION DIGITAL SERIAL AUDIO
ENERAL DESCRIPTION
SPDIF2)
/
OUTPUTS
SPDIF
INPUTS
s
depends solely
(SPDIF1
2
S-bus
25
This chip does not handle the user data bits, channel
status bits and validity bits of the SPDIF stream, but only
the audio is given at its outputs. Some rom_codes do take
care of the pre-emphasis bit of the SPDIF stream.
The bits in the audio space are always decoded regardless
of any status bits e.g. ‘copy protected’, ‘professional mode’
or ‘data mode’. The DAC is not muted in the event of a
non-linear PCM audio, however the bit is observable via
the I
There are 5 control signals available from the SPDIF input
stage. These are connected to flags of DSP2. For more
details see separate manual.
These 5 control signals are:
The design fulfils the digital audio interface specification
“IEC 60958-1 Ed2, part 1, general part IEC 60958-3 Ed2,
part 3, consumer applications” .
It should be noted that:
Signals to indicate the sample frequency of the SPDIF
signal: 44.1 and 48 kHz (32 kHz is not supported)
A lock signal indicating if the SPDIF input is in lock
The pre-emphasis bit of the SPDIF audio stream
The pcm_audio/non-pcm_audio bit indicating if an audio
or data stream is detected. The FSDAC output will not
be muted in the event of a non-audio PCM stream. This
status bit can be read via the I
microcontroller can decide to mute the DAC (via
pin POM).
The SPDIF input may only be used in the ‘consumer
mode’ specified in the digital audio interface
specification
Only one of the two SPDIF sources can be used
(selected) at the same time
The FSDAC will not (automatically) be muted in the
event of a non-audio stream
Two digital sources can not be used at the same time
Supported sample frequencies are 44.1 and 48 kHz.
2
C-bus. A few other channel status bits are available.
2
C-bus, the
Product specification
SAA7706H