mc68hc908lj24 Freescale Semiconductor, Inc, mc68hc908lj24 Datasheet - Page 402

no-image

mc68hc908lj24

Manufacturer Part Number
mc68hc908lj24
Description
M68hc08 Microcontrollers
Manufacturer
Freescale Semiconductor, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68HC908LJ24
Manufacturer:
FREESCALE
Quantity:
3
Part Number:
mc68hc908lj24CFQ
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mc68hc908lj24CFU
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mc68hc908lj24CFU
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Part Number:
mc68hc908lj24CPB
Manufacturer:
FREESCALE
Quantity:
1 831
Part Number:
mc68hc908lj24CPB
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mc68hc908lj24CPK
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mc68hc908lj24CPK
Manufacturer:
FRE/MOT
Quantity:
20 000
External Interrupt (IRQ)
19.4 Functional Description
Data Sheet
402
NOTE:
A logic 0 applied to the external interrupt pin can latch a CPU interrupt
request.
Interrupt signals on the IRQ pin are latched into the IRQ latch. An
interrupt latch remains set until one of the following actions occurs:
The external interrupt pin is falling-edge-triggered and is software-
configurable to be either falling-edge or low-level-triggered. The MODE
bit in the INTSCR controls the triggering sensitivity of the IRQ pin.
When the interrupt pin is edge-triggered only, the CPU interrupt request
remains set until a vector fetch, software clear, or reset occurs.
When the interrupt pin is both falling-edge and low-level-triggered, the
CPU interrupt request remains set until both of the following occur:
The vector fetch or software clear may occur before or after the interrupt
pin returns to logic 1. As long as the pin is low, the interrupt request
remains pending. A reset will clear the latch and the MODE control bit,
thereby clearing the interrupt even if the pin stays low.
When set, the IMASK bit in the INTSCR mask all external interrupt
requests. A latched interrupt request is not presented to the interrupt
priority logic unless the IMASK bit is clear.
The interrupt mask (I) in the condition code register (CCR) masks all
interrupt requests, including external interrupt requests.
Vector fetch — A vector fetch automatically generates an interrupt
acknowledge signal that clears the IRQ latch.
Software clear — Software can clear the interrupt latch by writing
to the acknowledge bit in the interrupt status and control register
(INTSCR). Writing a logic 1 to the ACK bit clears the IRQ latch.
Reset — A reset automatically clears the interrupt latch.
Vector fetch or software clear
Return of the interrupt pin to logic 1
Figure 19-1
External Interrupt (IRQ)
shows the structure of the IRQ module.
MC68HC908LJ24/LK24 — Rev. 2.1
Freescale Semiconductor

Related parts for mc68hc908lj24