isp1506a NXP Semiconductors, isp1506a Datasheet - Page 50
![no-image](/images/manufacturer_photos/0/4/487/nxp_semiconductors_sml.jpg)
isp1506a
Manufacturer Part Number
isp1506a
Description
Isp1506a; Isp1506b Ulpi Hi-speed Universal Serial Bus On-the-go Transceiver
Manufacturer
NXP Semiconductors
Datasheet
1.ISP1506A.pdf
(79 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
isp1506aBS
Manufacturer:
ST-Ericsson Inc
Quantity:
1 961
Company:
Part Number:
isp1506aBS
Manufacturer:
IDT
Quantity:
152
Part Number:
isp1506aBSUM
Manufacturer:
ST-ERICS
Quantity:
20 000
NXP Semiconductors
Table 34.
Table 35.
Table 36.
Table 37.
ISP1506A_ISP1506B_1
Product data sheet
Bit
Symbol
Reset
Access
Bit
7 to 5
4
3
2
1
0
Bit
Symbol
Reset
Access
Bit
7 to 5
4
3
2
1
0
Symbol
reserved
ID_GND_L
SESS_END_L
SESS_VALID_L
VBUS_VALID_L
HOST_DISCON_L
Symbol
-
ID_GND
SESS_END
SESS_VALID
VBUS_VALID
HOST_DISCON
USB Interrupt Status register (address R = 13h) bit allocation
USB Interrupt Status register (address R = 13h) bit description
USB Interrupt Latch register (address R = 14h) bit allocation
USB Interrupt Latch register (address R = 14h) bit description
10.1.8 USB Interrupt Latch register
X
R
R
7
7
0
The bits of the USB Interrupt Latch register are automatically set by the ISP1506 when an
unmasked change occurs on the corresponding interrupt source signal. The ISP1506 will
automatically clear all bits when the link reads this register, or when the PHY enters
low-power mode.
Remark: It is optional for the link to read this register when the clock is running because
all signal information will automatically be sent to the link through the RXCMD byte.
The bit allocation of this register is given in
Description
reserved
ID Ground: Reflects the current value of the ID detector circuit.
Session End: Reflects the current value of the session end voltage comparator.
Session Valid: Reflects the current value of the session valid voltage comparator.
V
Host Disconnect: Reflects the current value of the host disconnect detector.
reserved
reserved
Description
-
ID Ground Latch: Automatically set when an unmasked event occurs on ID_GND. Cleared
when this register is read.
Session End Latch: Automatically set when an unmasked event occurs on SESS_END.
Cleared when this register is read.
Session Valid Latch: Automatically set when an unmasked event occurs on SESS_VLD.
Cleared when this register is read.
V
Cleared when this register is read.
Host Disconnect Latch: Automatically set when an unmasked event occurs on
HOST_DISCON. Cleared when this register is read.
BUS
BUS
R
R
X
6
6
0
Valid: Reflects the current value of the V
Valid Latch: Automatically set when an unmasked event occurs on VBUS_VLD.
X
R
R
5
5
0
Rev. 01 — 30 May 2007
ID_GND_L
ID_GND
R
R
4
0
4
0
SESS_
SESS_
END_L
Table
END
R
R
3
0
3
0
ISP1506A; ISP1506B
BUS
valid voltage comparator.
36.
VALID_L
SESS_
SESS_
VALID
ULPI HS USB OTG transceiver
R
R
2
0
2
0
VALID_L
VBUS_
VBUS_
VALID
R
R
1
0
1
0
© NXP B.V. 2007. All rights reserved.
DISCON_L
DISCON
HOST_
HOST_
R
R
0
0
0
0
50 of 79