sta335bw STMicroelectronics, sta335bw Datasheet - Page 31

• Manufacturer Part Number: sta335bw
• Description: 2.1 Channels High Efficiency Digital Audio System
• Manufacturer: STMicroelectronics

STA335BW
5.6.3
5.6.4
5.6.5
5.6.6
5.6.7
Binary output mode clock loss detection
Detects loss of input MCLK in binary mode and will output 50% duty cycle.
LRCK double trigger protection
Actively prevents double trigger of LRCLK.
Auto EAPD on clock loss
When active, issues a power device power down signal (EAPD) on clock loss detection.
IC power down
The PWDN register is used to place the IC in a low-power state. When PWDN is written
as 0, the output begins a soft-mute. After the mute condition is reached, EAPD is asserted
to power down the power-stage, then the master clock to all internal hardware expect the
I
External amplifier power down
The EAPD register directly disables/enables the internal power circuitry.
When EAPD = 0, the internal power section is placed on a low-power state (disabled). This
register also controls the DDX4B/EAPD output pin when OCFG = 10.
2
C block is gated. This places the IC in a very low power consumption state.
Bit
Bit
Bit
Bit
Bit
3
4
5
7
7
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
RST
RST
RST
RST
RST
1
1
0
1
0
PWDN
Name
Name
Name
Name
Name
EAPD
BCLE
ECLE
LDTE
Binary output mode clock loss detection enable
LRCLK double trigger protection enable
Auto EAPD on clock loss
0 - IC power down low-power condition
1 - IC normal operation
0 – External power stage power down active
1 – Normal operation
Description
Description
Description
Description
Description
Register description
31/54