saa6752hs NXP Semiconductors, saa6752hs Datasheet - Page 30

no-image

saa6752hs

Manufacturer Part Number
saa6752hs
Description
Mpeg-2 Video And Mpeg-audio/ac-3 Audio Encoder With Multiplexer
Manufacturer
NXP Semiconductors
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SAA6752HS
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
saa6752hs/V102557
Manufacturer:
PHILIPS/飞利浦
Quantity:
20 000
Part Number:
saa6752hs/V103
Manufacturer:
NXPLIPS
Quantity:
5 510
Part Number:
saa6752hs/V103,557
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
saa6752hs/V104,557
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Philips Semiconductors
7.8
7.8.1
The MPEG stream output port connects the SAA6752HS
multiplexer output to the outside world. The parallel
interface performs a parallel output transition of audio and
video data to an externally connected device and supports
3-bus protocol modes.
7.8.2
The following configuration options can be selected from
the host:
7.8.3
The data to be transmitted have a width of 8 bits in all
modes. The data output port supports DIO and DEBI bus
protocols. The bus protocol mode is set via an I
controlled register. The DEBI protocol provides only a
transmission of 8-bit data block transfer without address
decoding.
2004 Jan 26
handbook, full pagewidth
OUTPUT PROTOCOL. Three output protocols can be
selected: DIO slave mode, DIO master mode and DEBI
slave mode and associated signalling pin polarities.
OUTPUT DISABLE. Output can be set to
high-impedance if the SAA6752HS is not used in
application.
MPEG-2 video and MPEG-audio/AC-3
audio encoder with multiplexer
MPEG stream output port
G
O
D
ATA OUTPUT FORMAT
ENERAL
UTPUT PORT CONFIGURATION OPTIONS
OUTPUT INTERFACE
Fig.7 DIO master mode protocol.
SAA6752HS
2
PDIOCLK
PDOSYNC
PDOAV
PDO [ 7:0 ]
PDOVAL
PDIDS
C-bus
30
n.c.
7.8.4
Table 8 Output port definitions
7.8.4.1
The PDIOCLK clock for the DIO interface is derived from
the system clock by a division of the 27 MHz clock by 3 or
by 4, generating a data output clocked at 9 or 6.75 MHz.
A PDOVAL signal indicates whether current data at the
output is valid. If the output buffer is empty the PDOVAL
signal will stay LOW. The number of valid pulses indicate
the real number of data transmissions. The signal
PDOSYNC in conjunction with PDOVAL indicates the first
byte of a transport stream packet.
PDIDS
PDIOCLK
PDO[7:0]
PDOSYNC
PDOAV
PDOVAL
PORT
P
ROTOCOL DESCRIPTION
DIO master mode
I/O
I/O Output clock to the external system if
O output data (8-bit parallel)
O Indicates a first byte of a data packet
O Indicates when an audio packet is
O Indicates whether currently sent data
I
CLOCK
DSYNC
AUDIO/VIDEO QUALIFIER
DATA
VALID
Request from external system if
interface is in DEBI slave mode.
interface is set to DIO master mode.
Input clock to the SAA6752HS if
interface is set to DIO slave mode.
(for transport streams in DIO mode).
output (for transport stream).
is valid.
DATA RECEIVER
DESCRIPTION
MHC134
SAA6752HS
Product specification

Related parts for saa6752hs