w83977atg Winbond Electronics Corp America, w83977atg Datasheet - Page 169

• Manufacturer Part Number: w83977atg
• Description: W83877tf Plus Kbc, Gp I/o, Wake-up, Fir, Cir, Pb-free
• Manufacturer: Winbond Electronics Corp America

CRF7 (Default 0x00)
CRFE, FF (Default 0x00)
Bit 1
Bit 0
Bit 7 - 2
Bit 1
Bit 0
Reserved. Reserved for Winbond test.
: URAIRQEN.
= 0
= 1
: URBIRQEN.
= 0
= 1
: Reserved. Return zero when read.
: FSLEEP.
This bit selects the fast expiry time of individual devices.
= 0
= 1
: SMI_EN.
This bit is the SMI output pin enable bit. When an SMI event is raised on the output of
the SMI logic, setting this bit enables the SMI interrupt to be generated on the pin SMI .
If this bit is cleared, only the IRQ status bit in CRF3 is set and no SMI interrupt is
generated on the pin SMI .
= 0
= 1
disable the generation of an SMI interrupt due to UART B's IRQ.
enable the generation of an SMI interrupt due to UART B's IRQ.
disable the generation of an SMI interrupt due to UART A's IRQ.
enable the generation of an SMI interrupt due to UART A's IRQ.
Disable SMI
Enable SMI
1 second
8 milli-seconds
- 161 -
W83977ATF/W83977ATG
Publication Release Date: May 2006
Revision 0.6