w83977atg Winbond Electronics Corp America, w83977atg Datasheet - Page 26

no-image

w83977atg

Manufacturer Part Number
w83977atg
Description
W83877tf Plus Kbc, Gp I/o, Wake-up, Fir, Cir, Pb-free
Manufacturer
Winbond Electronics Corp America
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
w83977atg-AW
Manufacturer:
Nuvoton Technology Corporation of America
Quantity:
10 000
5. FDC FUNCTIONAL DESCRIPTION
5.1
The floppy disk controller of W83977ATF/ATG integrates all of the logic required for floppy disk
control.
compatible values. The FIFO provides better system performance in multi-master systems. The digital
data separator supports up to 2 M bits/sec data rate.
The FDC includes the following blocks: AT interface, Precompensation, Data Rate Selection, Digital
Data Separator, FIFO, and FDC Core.
5.1.1
The interface consists of the standard asynchronous signals: RD , WR , A0-A3, IRQ, DMA control, and
a data bus. The address lines select between the configuration registers, the FIFO and control/status
registers. This interface can be switched between PC/AT, Model 30, or PS/2 normal modes. The PS/2
register sets are a superset of the registers found in a PC/AT.
5.1.2
The FIFO is 16 bytes in size and has programmable threshold values. All command parameter
information and disk data transfers go through the FIFO. Data transfers are governed by the RQM and
DIO bits in the Main Status Register.
The FIFO defaults to disabled mode after any form of reset. This maintains PC/AT hardware
compatibility. The default values can be changed through the CONFIGURE command. The advantage
of the FIFO is that it allows the system a larger DMA latency without causing disk errors. The following
tables give several examples of the delays with a FIFO. The data are based upon the following
formula:
W83977ATF/ATG FDC
AT interface
FIFO (Data)
FIFO THRESHOLD
FIFO THRESHOLD
The FDC implements a PC/AT or PS/2 solution. All programmable options default to
15 Byte
15 Byte
2 Byte
8 Byte
1 Byte
2 Byte
8 Byte
1 Byte
THRESHOLD # × (1/DATA/RATE) *8 - 1.5 μS = DELAY
MAXIMUM DELAY TO SERVICING AT 500K BPS
MAXIMUM DELAY TO SERVICING AT 1M BPS
- 18 -
W83977ATF/W83977ATG
15 × 16 μS - 1.5 μS = 238.5 μS
15 × 8 μS - 1.5 μS = 118.5 μS
2 × 16 μS - 1.5 μS = 30.5 μS
1 × 16 μS - 1.5 μS = 14.5 μS
8 × 16 μS - 1.5 μS = 6.5 μS
2 × 8 μS - 1.5 μS = 14.5 μS
8 × 8 μS - 1.5 μS = 62.5 μS
1 × 8 μS - 1.5 μS = 6.5 μS
Data Rate
Data Rate

Related parts for w83977atg