pnx8510 NXP Semiconductors, pnx8510 Datasheet - Page 24

• Manufacturer Part Number: pnx8510
• Description: Analog Companion Chip
• Manufacturer: NXP Semiconductors

Philips Semiconductors
9397 750 12612
Product data
7.2.1 HD-sync generator module
This section describes the operation and programming of the high definition (HD)
video data path sync unit.
The module’s purpose is to provide the video data path that bypasses the digital
video encoders with the appropriate synchronization pattern. The module design
provides maximum flexibility in terms of raster generation for all interlaced and
non-interlaced ATSC formats. The sync engine is capable of providing a combination
of event-value pairs which can be used to insert certain values at specified times in
the outgoing data stream. It can also be used to generate digital signals associated
with time events. They can be used as digital Horizontal and Vertical synchronization
signals.
The sync raster generation is fully programmable to accommodate different
requirements. The raster generation can be either progressive or interlaced. Digital
sync signal generation (Horizontal, Vertical and Blank) as well as analog embedded
sync generation are supported. The picture position is adjustable through the
programmable relation between the sync pulses and the video contents.
The generation of embedded analog sync pulses is bound to a number of events
which can be defined for a line. Several of these line-timing definitions can exist in
parallel. For the final sync raster composition a certain sequence of lines with
different sync event properties has to be defined. The sequence specifies a series of
line types and the number of occurrences of this specific line type.
After the sequence has completed, it restarts from the beginning. In this way, the sync
raster generation is generic and can be adopted to different standards (different sync
shapes, various H-timing, interlaced, progressive...). However, to generate a stable
picture, it is important that the sequence fits precisely to the incoming data stream in
terms of the total number of pixels per frame.
The sync engine’s flexibility is achieved by using a sequence of linked lists carrying
the properties for the image, the lines as well as fractions of lines. The list
dependencies are illustrated in
Rev. 04 – 12 January 2004
Figure
22.
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
PNX8510/11
Analog companion chip
24 of 92