is42g32256 ETC-unknow, is42g32256 Datasheet - Page 37

• Manufacturer Part Number: is42g32256
• Description: 256k 16-mbit Synchronous Graphics
• Manufacturer: ETC-unknow

IS42G32256
Integrated Silicon Solution, Inc.
ADVANCE INFORMATION SR037-0C
09/10/98
LATENCY = 2
LATENCY = 3
DQ: CLOCK
DQ: CLOCK
Notes:
1. To write data before burst read ends, DQM should be asserted three cycles prior to write command to avoid bus
2. Row precharge will interrupt writing. Last data input, t
3. DQM should mask invalid input data on precharge command cycle when asserting precharge before end of burst.
A0-A8
contention.
Input data after Row precharge cycle will be masked internally.
DQM
CKE
RAS
CAS
DSF
CLK
A10
WE
CS
A9
ROW ACTIVE
0
HIGH
(A-BANK)
Ra
Ra
1
Figure 21. Page Read and Write Cycle Same Bank at Burst Length = 4
2
t
RP
3
(A-BANK)
READ
Ca0
4
5
(A-BANK)
READ
Qa0
Cb0
6
Qa1
Qa0
7
Qb0
Qa1
NOTE 2
NOTE 1
8
RDL
Qb1
Qb0
before Row precharge, will be written.
9
10
(A-BANK)
WRITE
Cc0
Dc0
Dc0
11
t
CLD
Dc1
Dc1
12
(A-BANK)
WRITE
Dd0
Dd0
Cd0
13
Dd1
Dd1
14
NOTE 3
PRECHARGE
(A-BANK)
NOTE 2
15
t
RDL
16
17
18
: DON’T CARE
19
ISSI
37
®