m95512 STMicroelectronics, m95512 Datasheet - Page 14
![no-image](/images/manufacturer_photos/0/6/637/stmicroelectronics_sml.jpg)
m95512
Manufacturer Part Number
m95512
Description
512kbit Serial Spi Bus Eeprom With High Speed Clock
Manufacturer
STMicroelectronics
Datasheet
1.M95512.pdf
(31 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
m95512-DFDW6TP
Manufacturer:
ST
Quantity:
20 000
Company:
Part Number:
m95512-RDW6TP
Manufacturer:
STMicroelectronics
Quantity:
150 141
Company:
Part Number:
m95512-RDW6TP
Manufacturer:
ST
Quantity:
8 963
Part Number:
m95512-RDW6TP
Manufacturer:
ST
Quantity:
20 000
Company:
Part Number:
m95512-RMN6TP
Manufacturer:
TDK
Quantity:
324
M95512
Read Status Register (RDSR)
The Read Status Register (RDSR) instruction al-
lows the Status Register to be read. The Status
Register may be read at any time, even while a
Write or Write Status Register cycle is in progress.
When one of these cycles is in progress, it is rec-
ommended to check the Write In Progress (WIP)
bit before sending a new instruction to the device.
It is also possible to read the Status Register con-
tinuously, as shown in
The status and control bits of the Status Register
are as follows:
WIP bit. The Write In Progress (WIP) bit indicates
whether the memory is busy with a Write or Write
Status Register cycle. When set to 1, such a cycle
is in progress, when reset to 0 no such cycle is in
progress.
WEL bit. The Write Enable Latch (WEL) bit indi-
cates the status of the internal Write Enable Latch.
When set to 1 the internal Write Enable Latch is
set, when set to 0 the internal Write Enable Latch
is reset and no Write or Write Status Register in-
struction is accepted.
Figure 10. Read Status Register (RDSR) Sequence
14/31
S
C
D
Q
0
High Impedance
Figure
1
2
Instruction
3
10..
4
5
6
7
MSB
7
8
6
Status Register Out
9 10 11 12 13 14 15
5
4
3
BP1, BP0 bits. The Block Protect (BP1, BP0) bits
are non-volatile. They define the size of the area to
be software protected against Write instructions.
These bits are written with the Write Status Regis-
ter (WRSR) instruction. When one or both of the
Block Protect (BP1, BP0) bits is set to 1, the rele-
vant memory area (as defined in
comes
instructions. The Block Protect (BP1, BP0) bits
can be written provided that the Hardware Protect-
ed mode has not been set.
SRWD bit. The Status Register Write Disable
(SRWD) bit is operated in conjunction with the
Write Protect (W) signal. The Status Register
Write Disable (SRWD) bit and Write Protect (W)
signal allow the device to be put in the Hardware
Protected mode (when the Status Register Write
Disable (SRWD) bit is set to 1, and Write Protect
(W) is driven Low). In this mode, the non-volatile
bits of the Status Register (SRWD, BP1, BP0) be-
come read-only bits and the Write Status Register
(WRSR) instruction is no longer accepted for exe-
cution.
2
1
0
protected
MSB
7
6
Status Register Out
5
4
against
3
2
1
0
Write
7
AI02031E
Table
(WRITE)
3.) be-