m95512 STMicroelectronics, m95512 Datasheet - Page 16
![no-image](/images/manufacturer_photos/0/6/637/stmicroelectronics_sml.jpg)
m95512
Manufacturer Part Number
m95512
Description
512kbit Serial Spi Bus Eeprom With High Speed Clock
Manufacturer
STMicroelectronics
Datasheet
1.M95512.pdf
(31 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
m95512-DFDW6TP
Manufacturer:
ST
Quantity:
20 000
Company:
Part Number:
m95512-RDW6TP
Manufacturer:
STMicroelectronics
Quantity:
150 141
Company:
Part Number:
m95512-RDW6TP
Manufacturer:
ST
Quantity:
8 963
Part Number:
m95512-RDW6TP
Manufacturer:
ST
Quantity:
20 000
Company:
Part Number:
m95512-RMN6TP
Manufacturer:
TDK
Quantity:
324
M95512
Table 6. Protection Modes
Note: 1. As defined by the values in the Block Protect (BP1, BP0) bits of the Status Register, as shown in
The Write Status Register (WRSR) instruction al-
lows the user to change the values of the Block
Protect (BP1, BP0) bits, to define the size of the
area that is to be treated as read-only, as defined
in
The Write Status Register (WRSR) instruction also
allows the user to set or reset the Status Register
Write Disable (SRWD) bit in accordance with the
Write Protect (W) signal. The Status Register
Write Disable (SRWD) bit and Write Protect (W)
signal allow the device to be put in the Hardware
Protected Mode (HPM). The Write Status Register
(WRSR) instruction is not executed once the Hard-
ware Protected Mode (HPM) is entered.
The contents of the Status Register Write Disable
(SRWD) and Block Protect (BP1, BP0) bits are fro-
zen at their current values from just before the
start of the execution of Write Status Register
(WRSR) instruction. The new, updated, values
take effect at the moment of completion of the ex-
ecution of Write Status Register (WRSR) instruc-
tion.
The protection features of the device are summa-
rized in
When the Status Register Write Disable (SRWD)
bit of the Status Register is 0 (its initial delivery
state), it is possible to write to the Status Register
provided that the Write Enable Latch (WEL) bit has
previously been set by a Write Enable (WREN) in-
struction, regardless of the whether Write Protect
(W) is driven High or Low.
When the Status Register Write Disable (SRWD)
bit of the Status Register is set to 1, two cases
16/31
Signal
Table
W
1
0
1
0
Table
3..
SRWD
Bit
0
0
1
1
4..
Hardware
Protected
Protected
Software
(HPM)
(SPM)
Mode
Status Register is Writable
(if the WREN instruction
has set the WEL bit)
The values in the BP1 and
BP0 bits can be changed
Status Register is
Hardware write protected
The values in the BP1 and
BP0 bits cannot be
changed
Write Protection of the
Status Register
need to be considered, depending on the state of
Write Protect (W):
–
–
Regardless of the order of the two events, the
Hardware Protected Mode (HPM) can be entered:
–
–
The only way to exit the Hardware Protected Mode
(HPM) once entered is to pull Write Protect (W)
High.
If Write Protect (W) is permanently tied High, the
Hardware Protected Mode (HPM) can never be
activated, and only the Software Protected Mode
(SPM), using the Block Protect (BP1, BP0) bits of
the Status Register, can be used.
Write Protected
Write Protected
Protected Area
If Write Protect (W) is driven High, it is
possible to write to the Status Register
provided that the Write Enable Latch (WEL) bit
has previously been set by a Write Enable
(WREN) instruction.
If Write Protect (W) is driven Low, it is not
possible to write to the Status Register even if
the Write Enable Latch (WEL) bit has
previously been set by a Write Enable
(WREN) instruction. (Attempts to write to the
Status Register are rejected, and are not
accepted for execution). As a consequence,
all the data bytes in the memory area that are
software protected (SPM) by the Block Protect
(BP1, BP0) bits of the Status Register, are
also hardware protected against data
modification.
by setting the Status Register Write Disable
(SRWD) bit after driving Write Protect (W) Low
or by driving Write Protect (W) Low after
setting the Status Register Write Disable
(SRWD) bit.
Memory Content
(1)
Ready to accept Write
instructions
Ready to accept Write
instructions
Table
Unprotected Area
6..
(1)