p89lpc935fdh NXP Semiconductors, p89lpc935fdh Datasheet - Page 40

no-image

p89lpc935fdh

Manufacturer Part Number
p89lpc935fdh
Description
8-bit Microcontroller With Accelerated Two-clock 80c51 Core 4 Kb/8 Kb 3 V Byte-erasable Flash With 8-bit A/d Converters
Manufacturer
NXP Semiconductors
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
P89LPC935FDH
Manufacturer:
NXP
Quantity:
102
Part Number:
P89LPC935FDH
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
P89LPC935FDH
0
Part Number:
p89lpc935fdhЈ¬529
Manufacturer:
PH3
Quantity:
4 104
Philips Semiconductors
9397 750 15113
Product data sheet
8.20.10 The 9
8.20.7 Break detect
8.20.8 Double buffering
8.20.9 Transmit interrupts with double buffering enabled (modes 1, 2 and 3)
Break detect is reported in the status register (SSTAT). A break is detected when
11 consecutive bits are sensed LOW. The break detect can be used to reset the device
and force the device into ISP mode.
The UART has a transmit double buffer that allows buffering of the next character to be
written to SBUF while the first character is being transmitted. Double buffering allows
transmission of a string of characters with only one stop bit between any two characters,
as long as the next character is written between the start bit and the stop bit of the
previous character.
Double buffering can be disabled. If disabled (DBMOD, i.e., SSTAT.7 = 0), the UART is
compatible with the conventional 80C51 UART. If enabled, the UART allows writing to
SnBUF while the previous data is being shifted out. Double buffering is only allowed in
Modes 1, 2 and 3. When operated in Mode 0, double buffering must be disabled
(DBMOD = 0).
Unlike the conventional UART, in double buffering mode, the Tx interrupt is generated
when the double buffer is ready to receive new data.
If double buffering is disabled TB8 can be written before or after SBUF is written, as long
as TB8 is updated some time before that bit is shifted out. TB8 must not be changed until
the bit is shifted out, as indicated by the Tx interrupt.
If double buffering is enabled, TB8 must be updated before SBUF is written, as TB8 will
be double-buffered together with SBUF data.
th
bit (bit 8) in double buffering (modes 1, 2 and 3)
Rev. 06 — 20 June 2005
8-bit microcontroller with accelerated two-clock 80C51 core
P89LPC933/934/935/936
© Koninklijke Philips Electronics N.V. 2005. All rights reserved.
40 of 75

Related parts for p89lpc935fdh