tc59lm913amg TOSHIBA Semiconductor CORPORATION, tc59lm913amg Datasheet
tc59lm913amg
Related parts for tc59lm913amg
tc59lm913amg Summary of contents
Page 1
... FCRAM containing 536,870,912 memory cells. TC59LM913AMG is organized as 4,194,304-words × 8 banks × 16 bits. TC59LM913AMG feature a fully synchronous operation referenced to clock edge whereby all operations are synchronized at a clock input which enables high performance and simple user interface coexistence. TC59LM913AMG can operate fast core cycle compared with regular DDR SDRAM. ...
Page 2
... V DD DQ8 UDQS LDQS V VREF V SS CLK CLK A12 PD A11 A9 BA1 TC59LM913AMG-50 NAME Power (+2.5 V) Ground Power (+2.5 V) (for I/O buffer) Ground (for I/O buffer) Reference Voltage Not Connected DQ1 DD DQ2 Q SS DQ3 Q DQ5 DD Q DQ6 NC SS DQ7 Q ...
Page 3
... BUFFER PD CS COMMAND DECODER GENERATOR FN A0~A13 ADDRESS BUFFER BA0~BA2 REFRESH COUNTER Note: TC59LM913AMG configuration is 8 Bank of 16384 x 256 cell array with DQ pins numbered DQ0~DQ15. To each block CONTROL SIGNAL MODE REGISTER UPPER ADDRESS LATCH LOWER ADDRESS LATCH WRITE ADDRESS LATCH/ ADDRESS ...
Page 4
... Differential Clock AC Middle Level ISO PARAMETER −0.3~V −0.3~V −0.3~V −0.3~V MIN 2.35 2.35 /2 × 96% V DDQ + 0.2 V REF −0.1 −0.1 0.4 + 0.35 V REF −0.1 0.7 /2 − 0.2 V DDQ /2 − 0.2 V DDQ TC59LM913AMG-50 RATING UNIT −0.3 0.3 V DDQ + 0 0~85 °C −55~150 °C 260 ° ± 0~85°C) (Notes: 1)(T CASE TYP ...
Page 5
... V with a pulse width ≤ 5 ns. DDQ = −0.9 V with a pulse width ≤ the transmitting device. DDQ ( CLK )} /2 ICK ICK V (min) ISO ISO = 2 MHz 25°C) DDQ PARAMETER TC59LM913AMG-50 (DC ICK ICK (max) MIN MAX Delta 1.5 2.5 0.25 1.5 2 ...
Page 6
... IH IN DDQ = 0mA ; OUT (AC) (min) ≤ V ≤ DDQ interval ; REFC (AC) (min) ≤ V ≤ DDQ . REFC ≤ DDQ and TC59LM913AMG-50 MAX UNIT NOTES 240 1, 2 100 350 350 1, 2 250 REFI Rev 1.1 2005-11-08 6/46 ...
Page 7
... Notes: 1. Refer to output driver characteristics for the detail. Output Driver Strength is selected by Extended Mode Register. = 0~85°C) CASE PARAMETER ≤ OUT DDQ = V − 0.4V DDQ = 0. − 0.4V DDQ = 0. − 0.4V DDQ = 0. − 0.4V DDQ = 0.4V TC59LM913AMG-50 MIN MAX UNIT NOTES −5 µA 5 −5 µA 5 −5 µA 5 −10 10 −11 − ...
Page 8
... Data Input Setup Time from L/UDQS DS t Data Input Hold Time from L/UDQS DH t Command/Address Input Setup Time IS t Command/Address Input Hold Time IH = 2.5V ± 0.15V 0~85°C) CASE 0.9 × min TC59LM913AMG-50 (Notes MIN MAX UNIT 25 5.0 8.5 22.0 0.45 × t CK 0.45 × t CK −0.65 0.65 ...
Page 9
... PDA I Power down mode valid from REF command PDV I Auto-Refresh Cycle Time REFC I REF Command to Clock Input Disable at Self-Refresh Entry CKD I DLL Lock-on Time (applicable to RDA command) LOCK TC59LM913AMG-50 (Notes (continued) MIN −0.65 −0.65 −0.65 0 0.9 0.1 −0.5 × 0.4 200 ...
Page 10
... V REF V (AC) IL max ∆T (AC))/∆T (DC) and V IH min IL max contains more than one decimal place, the result ns, 0.75 × 3. rounded up to 3.8 ns.) /2 ± 0.2 V from steady state. DDQ TC59LM913AMG-50 VALUE UNIT NOTES + 0. REF − 0. REF DDQ ...
Page 11
... DDQ . REF 2.5V(TYP) 2.5V(TYP) 1.25V(TYP RSC RSC l PDA RDA MRS DESL RDA MRS DESL WRA REF DESL op-code op-code EMRS MRS EMRS MRS TC59LM913AMG- REFC REFC 200clock cycle(min) DESL WRA REF DESL Auto Refresh cycle Normal Operation Rev 1.1 2005-11-08 11/46 ...
Page 12
... 1st 2nd UA TC59LM913AMG- Refer to the Command Truth Table (AC (AC Rev 1.1 2005-11-08 12/46 (AC) ...
Page 13
... Note: DQ0 to DQ15 are aligned with LDQS/UDQS. The correspondence of LDQS, UDQS to DQ are as follows. CK DESL t t QSLZ t CKQS t QSPRE Preamble QSQ LDQS DQ0∼DQ7 UDQS DQ8∼DQ15 TC59LM913AMG-50 CKQS t CKQS QSP QSP QSHZ Postamble t t QSQV QSQ QSQ QSQV HZ Q1 ...
Page 14
... Note: DQ0 to DQ15 are aligned with LDQS/UDQS. The correspondence of LDQS, UDQS to DQ are as follows. DESL t DSS t t DSPSTH DSS t DSPRES DSP DSP DSP DSPST t DSPREH Preamble Postamble t DSPRE DQSS DQSS LDQS DQ0∼DQ7 UDQS DQ8∼DQ15 TC59LM913AMG-50 Rev 1.1 2005-11-08 14/46 ...
Page 15
... Ixxxx Timing REFI PAUSE CLK CLK Input (control & addresses) Command Note: “I ” means “I XXXX REFI PAUSE XXXX ”, “I ”, “I ”, etc. RC RCD RAS TC59LM913AMG- Command Rev 1.1 2005-11-08 15/46 ...
Page 16
... Write Timing (x16 device) (Burst Length =4) CLK CLK Input WRA LAL (control & addresses) CAS latency = 4 LDQS DQ0~DQ7 UDQS DQ8~DQ15 TC59LM913AMG-50 DESL DSSK DSSK DSSK DSSK Preamble Preamble ...
Page 17
... L × BA1~BA0 BA2 × × × BA1~BA0 BA2 A13 × × H LVW0 LVW1 TC59LM913AMG-50 A13~A9 A8 A7~A0 × × × A10~A9 A8 A7~A0 × × × × × × A13~A9 A8 A7~ × ...
Page 18
... Self-Refresh L L Self-Refresh CURRENT CS STATE n − Standby × Power Down L L Power Down from REF command. FPDL TC59LM913AMG-50 FN BA2~BA0 A13~A8 A7~A0 × × × H × BA2~BA0 A13~A8 A7~A0 × × × L × × × × FN BA2~BA0 ...
Page 19
... H SELFX × × L TC59LM913AMG-50 ACTION NOTES NOP Row activate for Read Row activate for Write Power Down Entry Illegal Refer to Power Down State Begin Read Illegal Invalid Begin Write Auto-Refresh Illegal ...
Page 20
... BA0 BA2, A13~ DIC A6 A1 OUTPUT DRIVE IMPEDANCE CONTROL (DIC Normal Output Driver 0 1 Strong Output Driver 1 0 Weaker Output Driver 1 1 Weakest Output Driver TC59LM913AMG-50 A6~A4 A3 A2~ BURST TYPE (BT) 0 Sequential 1 Interleave A1 A0 BURST LENGTH (BL Reserved 0 ...
Page 21
... STANDBY (IDLE) WRA RDA ACTIVE ACTIVE (RESTORE) LAL WRITE READ (BUFFER) TC59LM913AMG-50 POWER DOWN PDEN ( MODE REGISTER MRS LAL Command input Automatic return The second command at Active state must be issued 1 clock after RDA or WRA command input. 2005-11-08 21/46 ...
Page 22
... I RC RDA LAL DESL = cycles I I RAS RCD TC59LM913AMG- cycles I RC RDA LAL DESL =1 cycle = 4 cycles I I RCD RAS 2005-11-08 22/46 ...
Page 23
... DQ (input L/UDQS (input (input cycles I RC WRA LAL DESL TC59LM913AMG- cycles I RC WRA LAL DESL 2005-11-08 23/46 15 WRA UA #0 Rev 1.1 ...
Page 24
... Hi-Z L/UDQS Hi Hi-Z L/UDQS Hi cycles I RC WRA LAL DESL TC59LM913AMG- cycles I RC RDA LAL DESL 2005-11-08 24/46 15 WRA Rev 1.1 ...
Page 25
... I I RBD RBD DESL RDA LAL RDA LAL Bank Bank "a" "b" (Bank"b" cycles Qa0Qa1 Qb0Qb1 Qa0Qa1Qa2Qa3Qb0Qb1Qb2Qb3 TC59LM913AMG- cycles = 2 cycles I RBD RBD RDA LAL RDA LAL RDA LAL ...
Page 26
... WRA LAL WRA LAL WRA Bank Bank Bank "a" "b" (Bank"b" cycles Da0 Da1 Db0Db1 Da0 Da1 Da2Da3Db0Db1Db2Db3 TC59LM913AMG- cycles cycles RBD RBD LAL WRA LAL WRA LAL ...
Page 27
... I I RWD WRD RWD Bank Bank "c" "d" I (Bank"a" (Bank"b" Da0 Da1 Qb0 Qb1 TC59LM913AMG- DESL WRA LAL RDA LAL DESL = 2 cycles Bank Bank "a" "b" ...
Page 28
... I I RWD WRD Bank Bank "c" "d" I (Bank"a" (Bank"b" Da0 Da1 Da2 Da3 Qb0 Qb1 Qb2 Qb3 TC59LM913AMG- DESL LAL WRA LAL RDA = 3 cycles = 1 cycle I I RWD WRD Bank Bank " ...
Page 29
... Bank "a" WRA LAL DESL LA=#1 UA VW=1 VW0 = High VW1 = High Bank "a" Last three data are masked. TC59LM913AMG- DESL D0 #1 (#0) Last one data is masked. WRA LAL DESL LA=#2 UA VW=2 VW0 = Low VW1 = High Bank " ...
Page 30
... When PD is brought to "High", a valid executable command may be applied DESL = 1 cycle QPDH l RC(min Power Down Entry (max.) to maintain the data written into cell. REFI TC59LM913AMG-50 10 n-2 n-1 n n+1 n+2 I PDA RDA DESL or WRA UA t PDEX , t REFI(max) Hi-Z Power Down Exit cycles later. PDA Rev 1.1 2005-11-08 30/46 ...
Page 31
... When PD is brought to "High", a valid executable command may be applied DESL = 1 cycle clock cycles l RC(min (max.) to maintain the data written into cell. REFI TC59LM913AMG-50 10 n-2 n-1 n n+1 n+2 I PDA RDA DESL or WRA UA t PDEX , t REFI(max) cycles later. PDA Rev 1.1 ...
Page 32
... DQ (output) Note: Minimum delay from LAL following RDA to RDA of MRS operation is CL+BL/ DESL RDA MRS Valid (opcode) BA0="0" BA1="0" BA2="0" TC59LM913AMG- RSC RDA DESL or WRA UA BA 2005-11-08 32/46 15 LAL LA Rev 1 ...
Page 33
... DQ (input) Note: Minimum delay from LAL following WRA to RDA of MRS operation is WL+BL/ DESL RDA MRS Valid (opcode) BA0="0" BA1="0" BA2="0" TC59LM913AMG- RSC RDA DESL or WRA UA BA 2005-11-08 33/46 15 LAL LA Rev 1 ...
Page 34
... DLL switch in Extended Mode Register must be set to enable mode for normal operation. DLL lock-on time is needed after initial EMRS operation. See Power Up Sequence DESL RDA MRS Valid (opcode) BA0="1" BA1="0" BA2="0" TC59LM913AMG- RSC RDA DESL or WRA UA BA 2005-11-08 34/46 ...
Page 35
... DLL lock-on time is needed after initial EMRS operation. See Power Up Sequence. Minimum delay from LAL following WRA to RDA of EMRS operation is WL+BL/ DESL RDA MRS Valid (opcode) BA0="1" BA1="0" BA2="0" TC59LM913AMG- RSC RDA DESL or WRA UA BA 2005-11-08 35/46 ...
Page 36
... I I RAS RCD must be meet 18 clock cycles. REFC must be satisfied WRA REF 8 Refresh cycle TC59LM913AMG-50 n − cycles I REFC RDA DESL or MRS or WRA Hi-Z Hi WRA REF WRA REF + ...
Page 37
... Refresh mode. When PD is brought to "Low" after l and enter Power down mode. In case of PD fall between t will either entry Self-Refresh mode or Power down mode after Auto-Refresh operation. It can’t be specified which mode TC59LM913AMG operates desirable that clock input is continued at least l brought to “ ...
Page 38
... Bank #5 Bank #6 Bank #7 Also, when BA2 input assign to A14 input, TC59LM913AMG can function as 4bank devices. ADDRESS INPUTS: A0~A13 Address inputs are used to access the arbitrary address of the memory cell array within each bank. The Upper Addresses with Bank addresses are latched at the RDA or WRA command and the Lower Addresses are latched at the LAL command ...
Page 39
... V DD DDQ V and V are power supply pins for memory core and peripheral circuits and V are power supply pins for the output buffer. DDQ SSQ REFERENCE VOLTAGE: V REF V is reference voltage for all input signals. REF , SSQ TC59LM913AMG-50 Rev 1.1 2005-11-08 39/46 ...
Page 40
... Power Down Mode ( PD When all banks are in the idle state and DQ outputs are in Hi-Z states, the TC59LM913AMG become Power Down Mode by asserting PD is “Low”. When the device enters the Power Down Mode, all input and output buffers are disabled after specified time except for PD . Therefore, the power dissipation lowers. To exit the Power Down Mode, PD has to be brought to “ ...
Page 41
... RDA command instead of the LAL command. The data to be set in the Mode Register is transferred using A0 to A14, BA0 to BA1 address inputs. The TC59LM913AMG have two mode registers. These are Regular and Extended Mode Register. The Regular or Extended Mode Register is chosen by BA0 and BA1 in the MRS command ...
Page 42
... LA1~LA2 ACCESS ADDRESS CAS LATENCY 0 0 Reserved 0 1 Reserved 1 0 Reserved 1 1 Reserved Reserved 1 0 Reserved 1 1 Reserved TC59LM913AMG-50 Data Data Data Data BURST LENGTH 2 words 4 words Rev 1.1 2005-11-08 42/46 ...
Page 43
... Reserved field ( A13, BA2) These bits are reserved for future operations and must be set to “0” for normal operation. A1 OUTPUT DRIVER IMPEDANCE CONTROL 0 Normal Output Driver 1 Strong Output Driver 0 Weaker Output Driver 1 Weakest Output Driver TC59LM913AMG-50 Rev 1.1 2005-11-08 43/46 ...
Page 44
... PACKAGE DIMENSIONS P-BGA64-1317-1.00AZ Note: In order to support a package, four outer balls located on F and K row are required to assembly to board. These four ball is not connected to any electrical level. Weight: 0.23g (typ.) 16.5 0 13.086 -0.15 0.2 S 0.5 0.05 0. 1.25 B 1.0 2.0 TC59LM913AMG-50 Rev 1.1 2005-11-08 44/46 ...
Page 45
... REVISION HISTORY − Rev.1.1 ( Nov.8 ’2005 ) th 1 edition released. st TC59LM913AMG-50 Rev 1.1 2005-11-08 45/46 ...
Page 46
... The products described in this document are subject to the foreign exchange and foreign trade laws. • TOSHIBA products should not be embedded to the downstream products which are prohibited to be produced and sold, under any law and regulations. TC59LM913AMG-50 030619EBA Rev 1.1 2005-11-08 46/46 ...