tc59ym916bkg24a ETC-unknow, tc59ym916bkg24a Datasheet - Page 63

no-image

tc59ym916bkg24a

Manufacturer Part Number
tc59ym916bkg24a
Description
The Second Generation 512-megabit Xdrtm Dram
Manufacturer
ETC-unknow
Datasheet
Timing Parameters
timing parameters will vary as a function of the component’s speed bin. The four sections deal with the timing
intervals between packets with, respectively, row-row commands, row-column commands, column-column
commands, and column-row commands.
t
t
t
t
t
t
t
t
t
t
t
XDRDRAM
t
XDRDRAM
t
t
RC
RAS
RP
PP
RR
RCD-R
RCD-W
CAC
CWD
CC
RW-BUB,
WR-BUB,
∆RW
∆WR
Table 17 summarizes the timing parameters that characterize the core logic of this memory component. These
Symbol
Row-cycle time:
interval between
successive ROWA-ACT
or ROWP-REFA or
ROWP-REFI activate
commands to the same
bank.
Row-asserted time: interval between a ROWA-ACT or ROWP-REFA or
ROWP-REFI activate command and a ROWP-PRE or ROWP-REFP
precharge command to the same bank.
Row-precharge time: interval between a ROWP-PRE or ROWP-REFP
precharge command and a ROWA-ACT or ROWP-REFA or ROWP-REFI
activate command to the same bank.
Precharge-to-precharge time: interval between successive
ROWP-PRE or ROWP-REFP precharge commands to different
banks.
Row-to-row time: interval between ROWA-ACT or ROWP-REFA
or ROWP-REFI activate commands to different banks.
Row-to-column-read delay: interval between a ROWA-ACT activate
command and a COL-RD read command to the same bank.
Row-to-column-write delay: interval between a ROWA-ACT activate
command and a COL-WR or COL-WRM write command to the same bank.
Column access delay: interval from COL-RD read command to Q read data
Column write delay: interval from a COL-WR or COLM-WRM write command
to D write data.
Column-to-column time: interval between successive COL-RD commands,
or between successive COL-WR or COLM-WRM commands.
Read-to-write bubble time: interval between the end of a Q read data packet
and the start of D write data packet (the end of a data packet is the time
interval t
Write-to-read bubble time: interval between the end of a D write data packet
and the start of Q read data packet (the end of a data packet is the time
interval t
Read-to-write time: interval between a COL-RD read command and a
COL-WR or COLM-WRM write command.
Write-to-read time: interval between a COL-WR or COLM-WRM
write command and a COL-RD read command.
CC
CC
after its start).
after its start).
Parameter and Other Conditions
t
t
t
t
RC
RC-R,2tCC
RC-R,2tCC,noERAW
RC-W,2tCC, ERAW
Table 17. Timing Parameters
= t
RCD-R
d
TC59YM916BKG24A,32A,32B,40B,32C,40C
= t
= t
+ t
RCD-W
RCD-W
CC
+ t
+ t
RDP
+ t
CC
CC
+ t
+ t
+ t
RP
WRP
WRP
a
t
t
t
t RR-D
t
t
PP
PP-D
RR
∆WR
∆WR–D
+ t
+t
RP
RP
b
c
a
a
e
Min
(A)
16
16
19
23
10
6
4
1
4
4
5
1
6
3
2
3
3
8
9
2
Min
(B)
20
20
24
28
13
10
7
4
1
4
4
7
3
7
3
2
3
3
9
2
2004-12-15 63/76
Min
(C)
24
24
24
28
17
10
7
4
1
4
4
7
3
7
3
2
3
3
9
2
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
CYCLE
CYCLE
CYCLE
CYCLE
CYCLE
CYCLE
CYCLE
CYCLE
CYCLE
CYCLE
CYCLE
CYCLE
CYCLE
CYCLE
CYCLE
CYCLE
CYCLE
Unit
Rev 0.1
Figure(s)
4, 7
4, 7
4, 7
4, 7
4, 7
4, 7
4, 7
4, 7
10
13
13
12
12
9

Related parts for tc59ym916bkg24a