xr16v564 Exar Corporation, xr16v564 Datasheet - Page 29

no-image

xr16v564

Manufacturer Part Number
xr16v564
Description
2.25v To 3.6v Quad Uart With 32-byte Fifo
Manufacturer
Exar Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
xr16v564DIV-F
Manufacturer:
Exar Corporation
Quantity:
10 000
Company:
Part Number:
xr16v564DIV-F
Quantity:
3 700
Part Number:
xr16v564IJ-F
Manufacturer:
Exar Corporation
Quantity:
10 000
Part Number:
xr16v564IL-F
Manufacturer:
EXAR/艾科嘉
Quantity:
20 000
Company:
Part Number:
xr16v564IL-F
Quantity:
260
Part Number:
xr16v564IV-F
Manufacturer:
Exar Corporation
Quantity:
10 000
Part Number:
xr16v564IV-F
Manufacturer:
EXAR/艾科嘉
Quantity:
20 000
Company:
Part Number:
xr16v564IV-F
Quantity:
260
Part Number:
xr16v564IV80
Manufacturer:
EXAR
Quantity:
275
Part Number:
xr16v564IV80
Manufacturer:
EXAR/艾科嘉
Quantity:
20 000
Part Number:
xr16v564IV80-F
Manufacturer:
Exar Corporation
Quantity:
10 000
Part Number:
xr16v564IV80-F
Manufacturer:
EXAR/艾科嘉
Quantity:
20 000
Company:
Part Number:
xr16v564IV80-F
Quantity:
2 710
REV. 1.0.1
]
ISR[0]: Interrupt Status
ISR[3:1]: Interrupt Status
These bits indicate the source for a pending interrupt at interrupt priority levels (See Interrupt Source
Table
ISR[4]: Interrupt Status (requires EFR bit-4 = 1)
This bit is enabled when EFR bit-4 is set to a logic 1. ISR bit-4 indicates that the receiver detected a data match
of the Xoff character(s) or a special character.
ISR[5]: Interrupt Status (requires EFR bit-4 = 1)
ISR bit-5 indicates that CTS# or RTS# has changed state from LOW to HIGH.
ISR[7:6]: FIFO Enable Status
These bits are set to a logic 0 when the FIFOs are disabled. They are set to a logic 1 when the FIFOs are
enabled.
This register is used to enable the FIFOs, clear the FIFOs, set the transmit/receive FIFO trigger levels, and
select the DMA mode. The DMA, and FIFO modes are defined as follows:
FCR[0]: TX and RX FIFO Enable
4.5
P
Logic 0 = An interrupt is pending and the ISR contents may be used as a pointer to the appropriate interrupt
service routine.
Logic 1 = No interrupt pending (default condition).
Logic 0 = Disable the transmit and receive FIFO (default).
Logic 1 = Enable the transmit and receive FIFOs. This bit must be set to logic 1 when other FCR bits are
written or they will not be programmed.
L
RIORITY
EVEL
1
2
3
4
5
6
7
-
11).
FIFO Control Register (FCR) - Write-Only
B
IT
0
0
0
0
0
0
1
0
-5
B
IT
0
0
0
0
0
1
0
0
-4
ISR R
B
T
EGISTER
IT
0
1
0
0
0
0
0
0
ABLE
-3
11: I
B
S
IT
TATUS
1
1
1
0
0
0
0
0
-2
NTERRUPT
B
B
ITS
IT
1
0
0
1
0
0
0
0
-1
S
OURCE AND
29
B
IT
0
0
0
0
0
0
0
1
2.25V TO 3.6V QUAD UART WITH 32-BYTE FIFO
-0
LSR (Receiver Line Status Register)
RXRDY (Receive Data Time-out)
RXRDY (Received Data Ready)
TXRDY (Transmit Ready)
MSR (Modem Status Register)
RXRDY (Received Xoff or Special character)
CTS#, RTS# change of state
None (default)
P
RIORITY
L
EVEL
S
OURCE OF INTERRUPT
XR16V564/564D

Related parts for xr16v564