hn58x2502fpie Renesas Electronics Corporation., hn58x2502fpie Datasheet - Page 17

• Manufacturer Part Number: hn58x2502fpie
• Description: Serial Peripheral Interface Electrically Erasable And Programmable Read Only Memory
• Manufacturer: Renesas Electronics Corporation.

HN58X2502I/HN58X2504I
Data Protect
The Block Protect bits (BP1, BP0) define the area of memory that is protected against the execution of write cycle, as
summarized in the following table.
When Write Protect (W) is driven low, write to memory array (WRITE) and write status register (WRSR) are disabled,
and WEL bit is reset.
Write Protected Block Size
0
0
1
1
Hold Condition
The hold (HOLD) signal is used to pause any serial communications with the device without resetting the clocking
sequence.
During the hold condition, the serial data output (Q) is high impedance, and serial data input (D) and serial clock (C)
are don’t care.
To enter the hold condition, the device must be selected, with chip select (S) low.
Normally, the device is kept selected, for the whole duration of the hold condition. Deselecting the device while it is in
the hold condition, has the effect of resetting the state of the device, and this mechanism can be used if it is required to
reset any processes that had been in progress.
The hold condition starts when the hold (HOLD) signal is driven low at the same time as serial clock (C) already being
low (as shown in the following figure).
The hold condition ends when the hold (HOLD) signal is driven high at the same time as serial clock (C) already being
low.
The following figure also shows what happens if the rising and falling edges are not timed to coincide with serial clock
(C) being low.
Hold Condition Activation
Rev.2.00, Jul.05.2005, page 17 of 20
BP1
Status register bits
HOLD
0
1
0
1
C
BP0
None
Upper quarter
Upper half
Whole memory
HOLD status
Protected blocks
None
180h − 1FFh
100h − 1FFh
000h − 1FFh
HN58X2504I
HOLD status
Array addresses protected
None
C0h − FFh
80h − FFh
00h − FFh
HN58X2502I