ak4537 AKM Semiconductor, Inc., ak4537 Datasheet - Page 21

no-image

ak4537

Manufacturer Part Number
ak4537
Description
16-bit 6 Stereo Codec With Mic/hp/spk-amp
Manufacturer
AKM Semiconductor, Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ak4537VN
Manufacturer:
ERICSSON
Quantity:
12
Part Number:
ak4537VN-L
Manufacturer:
AKM
Quantity:
20 000
ASAHI KASEI
„ System Clock
(1) PLL Mode (PMPLL bit = “1”)
A fully integrated analog phase locked loop (PLL) generates a clock that is selected by the PLL1-0 and FS2-0 bits (see
Table.2 and Table.3). The frequency of the MCKO output is selectable via the PS1-0 bits registers as defined in Table.4
and the MCKO output enable is controlled by the MCKO bit. If PS1-0 bits are changed before LRCK is input,
MCKO is not output. PS1-0 bits should be changed after LRCK is input in slave mode.
The PLL should be powered-up after the X’tal oscillator becomes stable or external master clock is inputted. It takes X’tal
oscillator 20ms(typ) to be stable after PMXTL bit=“1”. The PLL needs 40ms lock time, whenever the sampling frequency
changes or the PLL is powered-up (PMPLL bit=“0”
LRCK and BICK are output from the AK4537 in master mode. When the clock input to MCKI pin stops during normal
operation (PMPLL bit = “1”), the internal PLL continues to oscillate (a few MHz), and LRCK and BICK outputs go to
“L” (Table 5).
In slave mode, the LRCK input should be synchronized with MCKO. The master clock (MCKI) should be synchronized
with sampling clock (LRCK). The phase between these clocks does not matter. LRCK and BICK must be present
whenever the AK4537 is operating (PMADL bit = “1”, PMADR bit = “1” or PMDAC bit = “1”). If these clocks are not
provided, the AK4537 may draw excess current due to its use of internal dynamically refreshed logic. If the external
clocks are not present, place the AK4537 in power-down mode (PMADL bit = PMADR bit = PMDAC bit = “0”).
MS0202-E-04
FS2
0
0
0
0
1
1
1
1
Mode
Mode
0
1
2
3
0
1
2
3
Table 4. MCKO Frequency (PLL Mode, MCKO bit = “1”)
Table 2. MCKI Input Frequency (PLL Mode)
Table 3. Sampling Frequency (PLL Mode)
PLL1
FS1
PS1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
PLL0
“1”).
FS0
PS0
- 21 -
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
Sampling Frequency
11.2896MHz
12.288MHz
12MHz
MCKO
MCKI
11.025kHz
22.05kHz
256fs
128fs
N/A
44.1kHz
64fs
32fs
48kHz
32kHz
24kHz
16kHz
8kHz
Default
Default
Default
[AK4537]
2005/04

Related parts for ak4537