s71gl128nb0 Meet Spansion Inc., s71gl128nb0 Datasheet - Page 129

no-image

s71gl128nb0

Manufacturer Part Number
s71gl128nb0
Description
Stacked Multi-chip Product Mcp 512/256/128 Megabit 32/16/8 M X 16-bit Cmos 3.0 Volt-only Mirrorbittm Page-mode Flash Memory With 32 Megabit 2m X 16-bit Psram
Manufacturer
Meet Spansion Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
s71gl128nb0BFW9U0
Manufacturer:
SPANSION
Quantity:
10 684
Part Number:
s71gl128nb0BFW9Z0
Manufacturer:
SPANSION
Quantity:
10 690
May 4, 2004 pSRAM_Type07_13_A0
Sleep (default)
Address Key
4M Partial
8M Partial
Power Down Program Sequence
32M
N/A
The default state is Sleep and it is the lowest power consumption but all data will
be lost once CE2 is brought to Low for Power Down. It is not required to program
to Sleep mode after power-up.
The program requires total 6 read/write operation with unique address. Between
each read/write operation requires that device be in standby mode. Following
table shows the detail sequence.
The first cycle is to read from most significient address (MSB).
The second and third cycle are to write back the data (RDa) read by first cycle.
If the second or third cycle is written into the different address, the program is
cancelled and the data written by the second or third cycle is valid as a normal
write operation.
The forth and fifth cycle is to write to MSB. The data of forth and fifth cycle is
don’t-care. If the forth or fifth cycle is written into different address, the program
is also cancelled but write data may not be wrote as normal write operation.
The last cycle is to read from specific address key for mode selection.
Once this program sequence is performed from a Partial mode to the other Partial
mode, the written data stored in memory cell array may be lost. So, it should per-
form this program prior to regular read/write operation if Partial mode is used.
The address key has following format.
Mode
Sleep (default)
Cycle #
A d v a n c e
16M Partial
2nd
8M Partial
3rd
4th
5th
6th
1st
64M
N/A
Operation
Write
Write
Write
Write
Read
Read
I n f o r m a t i o n
A21
1
1
1
1
pSRAM Type 7
3FFFFFh (MSB)
Address Key
3FFFFFh
3FFFFFh
3FFFFFh
3FFFFFh
Address
A20
1
1
0
0
Address
Read Data (RDa)
Read Data (RDb)
A19
Don’t Care (X)
1
0
1
0
Data
RDa
RDa
X
A18 - A0
1
1
1
1
3FFFFFh
37FFFFh
2FFFFFh
27FFFFh
Binary
129

Related parts for s71gl128nb0