k4s1g0732b Samsung Semiconductor, Inc., k4s1g0732b Datasheet - Page 9

no-image

k4s1g0732b

Manufacturer Part Number
k4s1g0732b
Description
32m X 8bit X 4 Banks Synchronous Dram
Manufacturer
Samsung Semiconductor, Inc.
Datasheet
AC CHARACTERISTICS
Notes :
DQ BUFFER OUTPUT DRIVE CHARACTERISTICS
SDRAM stacked 1Gb B-die (x8)
Notes :
CLK cycle time
CLK to valid
output delay
Output data
hold time
CLK high pulse width
CLK low pulse width
Input setup time
Input hold time
CLK to output in Low-Z
CLK to output
in Hi-Z
Output rise time
Output fall time
Output rise time
Output fall time
Parameter
1. Parameters depend on programmed CAS latency.
2. If clock rising time is longer than 1ns, (tr/2-0.5)ns should be added to the parameter.
3. Assumed input rise and fall time (tr & tf) = 1ns.
1. Rise time specification based on 0pF + 50 Ω to V
2. Fall time specification based on 0pF + 50 Ω to V
3. Measured into 50pF only, use these values to characterize to.
4. All measurements done with respect to V
If tr & tf is longer than 1ns, transient time compensation should be considered,
i.e., [(tr + tf)/2-1]ns should be added to the parameter.
Parameter
CAS latency=3
CAS latency=2
CAS latency=3
CAS latency=2
CAS latency=3
CAS latency=2
CAS latency=3
CAS latency=2
Symbol
trh
trh
tfh
tfh
(AC operating conditions unless otherwise noted)
Symbol
t
t
t
t
t
SAC
t
t
t
SHZ
t
SLZ
OH
CC
CH
SS
SH
CL
Measure in linear
region : 1.2V ~ 1.8V
Measure in linear
region : 1.2V ~ 1.8V
Measure in linear
region : 1.2V ~ 1.8V
Measure in linear
region : 1.2V ~ 1.8V
Condition
SS
.
DD
SS
, use these values to design to.
, use these values to design to.
Min
7.5
2.5
2.5
1.5
0.8
10
3
3
1
1.37
1.30
Min
2.8
2.0
-75
Typ
3.9
2.9
1000
Max
5.4
5.4
5.4
Rev. 1.1 February 2004
Max
4.37
6
3.8
5.6
5.0
CMOS SDRAM
Volts/ns
Volts/ns
Volts/ns
Volts/ns
Unit
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
Notes
1,2
1,2
3
3
Note
1,2
1
2
3
3
3
3
2

Related parts for k4s1g0732b