n82802 Intel Corporation, n82802 Datasheet - Page 47

no-image

n82802

Manufacturer Part Number
n82802
Description
Firmware Hub Fwh
Manufacturer
Intel Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
n82802AB
Manufacturer:
INTEL
Quantity:
5
Part Number:
n82802AB
Manufacturer:
ATMEL
Quantity:
6
Part Number:
n82802AB
Manufacturer:
INTEL
Quantity:
1 000
Part Number:
n82802AB
Manufacturer:
INTEL
Quantity:
1 000
Part Number:
n82802AB
Manufacturer:
INTEL
Quantity:
20 000
Part Number:
n82802AB8
Manufacturer:
INTEL
Quantity:
1
Part Number:
n82802AB8
Manufacturer:
INTEL
Quantity:
1 220
Part Number:
n82802AB8
Manufacturer:
ST
0
Part Number:
n82802AB8
Manufacturer:
INTEL
Quantity:
20 000
Part Number:
n82802ABB
Manufacturer:
INTEL
Quantity:
20 000
Part Number:
n82802AC
Manufacturer:
INTEL
Quantity:
20 000
Part Number:
n82802AC/AB
Manufacturer:
HAMAMATSU
Quantity:
100
Part Number:
n82802AC8
Manufacturer:
INTEL
Quantity:
3
Part Number:
n82802AC8
Manufacturer:
INTEL
Quantity:
12 388
Part Number:
n82802AC8
Manufacturer:
INTEL
Quantity:
20 000
6.
6.1.
6.2.
6.2.1.
6.2.2.
6.2.3.
Datasheet
R
Output Disable/Enable
Row/Column Addresses
Read Operation
PROM Programming Specifications
Programming (“A/A Mux”) Mode Operation
The Intel
mode, called the A/A Mux mode, is selected by IC high. The IC pin is pulled down internally in the
Intel
Table 1 for further information.)
The following information applies only to the Intel
regarding the FWH mode (i.e., the standard operating mode) is provided in earlier chapters of this
document
Bus Operation
All A/A mux bus cycles can be conformed to operate on most automated test equipment and PROM
programmers.
With OE# at the logic-high level (V
placed in the high-impedance state. With OE# at the logic-low level (V
enabled. Output pins DQ0–DQ7 are placed in the output-drive state.
R/C# is the A/A mux control pin used to latch row (A0–A10) and column addresses (A11–A18/4 Mbits,
or A[11:19] /8 Mbits). R/C# latches row addresses on the falling edge and column addresses on the rising
edge.
Block information, identifier codes or status register data can be read independently of the V
The first task is to write the appropriate read-mode command (Read Array, Read Identifier Codes or
Read Status Register) to the CUI. Upon initial device power-up or after exit from reset, the device
defaults to the read array mode. Four control pins dictate the data flow into and out of the component:
R/C#, OE#, WE#, and RST#. R/C# is the A/A mux control pin used to latch row and column addresses.
OE#, the data output control pin (DQ0–DQ7), drives the selected memory data onto the I/O bus, when
active. WE# and RST# must be at V
®
82802, so it should be expected that a modest current will be drawn. (See the pin descriptions in
®
82802 is designed to offer a parallel programming mode for faster factory programming. This
IH
IH
), the device outputs are disabled. Output pins DQ0–DQ7 are
.
®
82802 when in the A/A Mux mode. Information
Intel
IL
), the device outputs are
®
82802AB/AC Firmware Hub
PP
voltage.
47

Related parts for n82802