ne568a NXP Semiconductors, ne568a Datasheet - Page 3

• Manufacturer Part Number: ne568a
• Description: 150mhz Phase-locked Loop
• Manufacturer: NXP Semiconductors

Philips Semiconductors
FUNCTIONAL DESCRIPTION
The NE568A is a high-performance phase-locked loop (PLL). The
circuit consists of conventional PLL elements, with special circuitry
for linearized demodulated output, and high-frequency performance.
The process used has NPN transistors with f
gain and bandwidth of these transistors make careful attention to
layout and bypass critical for optimum performance. The
performance of the PLL cannot be evaluated independent of the
layout. The use of the application layout in this data sheet and
surface-mount capacitors are highly recommended as a starting
point.
The input to the PLL is through a limiting amplifier with a gain of 200.
The input of this amplifier is differential (Pins 10 and 11). For
single-ended applications, the input must be coupled through a
DC-blocking capacitor with low impedance at the frequency of
interest. The single-ended input is normally applied to Pin 11 with
Pin 10 AC-bypassed with a low-impedance capacitor. The input
impedance is characteristically slightly above 500 . Impedance
match is not necessary, but loading the signal source should be
avoided. When the source is 50 or 75 , a DC-blocking capacitor is
usually all that is needed.
Input amplification is low enough to assure reasonable response
time in the case of large signals, but high enough for good AM
rejection. After amplification, the input signal drives one port of a
multiplier-cell phase detector. The other port is driven by the
current-controlled oscillator (ICO). The output of the phase
comparator is a voltage proportional to the phase difference of the
input and ICO signals. The error signal is filtered with a low-pass
filter to provide a DC-correction voltage, and this voltage is
converted to a current which is applied to the ICO, shifting the
frequency in the direction which causes the input and ICO to have a
90 phase relationship.
The oscillator is a current-controlled multivibrator. The current
control affects the charge/discharge rate of the timing capacitor. It is
common for this type of oscillator to be referred to as a
1996 Feb 1
150MHz phase-locked loop
V
CC
C5
C1
C6
R
FC1
R
FC2
T
> 6GHz. The high
C4
Figure 3. Test Circuit for AC Parameters
C3
C7
C2
C8
10
1
2
3
4
5
6
7
8
9
V
GND2
GND1
TCAP1
TCAP2
GND1
V
REFBYP
PNPBYP
INPBYP
CC2
CC1
3
voltage-controlled oscillator (VCO), because the output of the phase
comparator and the loop filter is a voltage. To control the frequency
of an integrated ICO multivibrator, the control signal must be
conditioned by a voltage-to-current converter. In the NE568A,
special circuitry predistorts the control signal to make the change in
frequency a linear function over a large control-current range.
The free-running frequency of the oscillator depends on the value of
the timing capacitor connected between Pins 4 and 5. The value of
the timing capacitor depends on internal resistive components and
current sources. When R
approximation of the correct capacitor value is:
where
The temperature-compensation resistor, R
of capacitance. This equation is normalized to 70MHz. See 10 for
correction factors.
The loop filter determines the dynamic characteristics of the loop. In
most PLLs, the phase detector outputs are internally connected to
the ICO inputs. The NE568A was designed with filter output to input
connections from Pins 20 ( DET) to 17 (ICO), and Pins 19 ( DET)
to 18 (ICO) external. This allows the use of both series and shunt
loop-filter elements. The loop constratints are:
The loop filter determines the general characteristics of the loop.
Capacitors C
the phase detector. Capacitor C
by interaction with 100 load resistors internal to the phase
detector.
K
K
O
O
+ 0.12V Radian (Phase Detector Constant)
+ 4.2 @ 10
FREQADJ
OUTFILT
TCADJ2
TCADJ1
V
C * +
C * + C
OUT
LF2
LF3
LF4
LF1
V
IN
9
, C
9
20
19
18
17
16
15
14
13
12
11
10
0.0014
Radians
, and resistor R
R2
C11
C12
2
C13
V
f
O
) C
–sec
R4
C9
2
F
R1
STRAY
= 1.2k and R
(ICO Constant) at 70MHz
R3
9
R5
C10
suppresses 70MHz feedthrough
1
, control the transient output of
V
V
IN
OUT
4
4
, affects the actual value
= 0 , a very close
NE/SA568A
Product specification
SR01039