TS2GDOM40V TRANSCEND [Transcend Information. Inc.], TS2GDOM40V Datasheet - Page 45

• Manufacturer Part Number: TS2GDOM40V
• Description: 40-Pin IDE Flash Module
• Manufacturer: TRANSCEND [Transcend Information. Inc.]

Sustaining an Ultra DMA Data-Out Burst
is shown in below: Sustained Ultra DMA Data-Out Burst Timing. The associated timing parameters are
specified in Page 12: Ultra DMA Data Burst Timing Requirements and are described in Page 13: Ultra
DMA Data Burst Timing Descriptions.
The following steps shall occur in the order they are listed unless otherwise specifically allowed:
(a) The host shall drive a data word onto D[15:00].
(b) The host shall generate an HSTROBE edge to latch the new word no sooner than t
(c) The host shall not change the state of D[15:00] until at least t
(d) The host shall repeat steps (a), (b), and (c) until the data transfer is complete or an Ultra DMA data
Note: Data (D[15:00]) and HSTROBE signals are shown at both the device and the host to emphasize that cable
the state of D[15:00]. The host shall generate an HSTROBE edge no more frequently than t
selected Ultra DMA mode. The host shall not generate two rising or falling HSTROBE edges more
frequently than 2t
to latch the data.
Transcend Information Inc.
T
1
T
1
T
1
An Ultra DMA Data-Out burst is sustained by following the steps lettered below. The timing diagram
burst is paused, whichever occurs first.
2
r
2
r
2
r
a
settling time as well as cable propagation delay shall not allow the data signals to be considered stable at
the device until some time after they are driven by the host.
a
a
8
8
8
n
n
n
M
M
M
s
s
s
B
B
B
c
c
c
e
e
e
~
~
~
n
n
n
8
8
d
8
d
d
G
G
cyc
G
4
4
4
B
B
B
for the selected Ultra DMA mode.
0
0
0
-
-
-
P
P
P
i
i
i
n
n
n
I
I
I
D
D
D
E
E
E
F
F
F
l
l
l
a
a
a
s
s
s
h
h
h
M
M
M
45
o
o
o
d
d
d
u
u
u
l
l
l
e
e
e
DVH
after generating an HSTROBE edge
DVS
after changing
CYC
for the
Ver 1.7