IDT72V2101 IDT [Integrated Device Technology], IDT72V2101 Datasheet - Page 12

• Manufacturer Part Number: IDT72V2101
• Description: 3.3 VOLT HIGH DENSITY CMOS SUPERSYNC FIFO
• Manufacturer: IDT [Integrated Device Technology]

may begin starting with the first location in memory. Since IDT Standard
mode is selected, every word read including the first word following
Retransmit setup requires a LOW on REN to enable the rising edge of RCLK.
See Figure 11, Retransmit Timing (IDT Standard Mode), for the relevant timing
diagram.
Retransmit setup by setting OR HIGH. During this period, the internal read
pointer is set to the first location of the RAM array.
the contents of the first location appear on the outputs. Since FWFT mode
is selected, the first word appears on the outputs, no LOW on REN is necessary.
IDT72V2101/72V2111 3.3V HIGH DENSITY CMOS
SUPERSYNC FIFO
When EF goes HIGH, Retransmit setup is complete and read operations
If FWFT mode is selected, the FIFO will mark the beginning of the
When OR goes LOW, Retransmit setup is complete; at the same time,
TM
262,144 x 9, 524,288 x 9
12
Reading all subsequent words requires a LOW on REN to enable the rising edge
of RCLK. See Figure 12, Retransmit Timing (FWFT Mode), for the relevant
timing diagram.
and PAF flags begin with the rising edge of RCLK that RT is setup. PAE is
synchronized to RCLK, thus on the second rising edge of RCLK after RT is
setup, the PAE flag will be updated. HF is asynchronous, thus the rising
edge of RCLK that RT is setup will update HF. PAF is synchronized to
WCLK, thus the second rising edge of WCLK that occurs t
rising edge of RCLK that RT is setup will update PAF. RT is synchronized
to RCLK.
For either IDT Standard mode or FWFT mode, updating of the PAE, HF
COMMERCIAL AND INDUSTRIAL
TEMPERATURE RANGES
SKEW
after the