lxt9785 Intel Corporation, lxt9785 Datasheet - Page 162
![no-image](/images/manufacturer_photos/0/3/337/intel_corporation_sml.jpg)
lxt9785
Manufacturer Part Number
lxt9785
Description
Advanced 8-port 10/100 Mbps Phy Transceivers
Manufacturer
Intel Corporation
Datasheet
1.LXT9785.pdf
(226 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
lxt9785EHC DO
Manufacturer:
INTEL
Quantity:
20 000
Part Number:
lxt9785HC
Manufacturer:
LEVELONE
Quantity:
20 000
Part Number:
lxt9785HC C2
Manufacturer:
INTEL
Quantity:
20 000
Company:
Part Number:
lxt9785HCB2
Manufacturer:
Intel
Quantity:
184
LXT9785 and LXT9785E Advanced 8-Port 10/100 Mbps PHY Transceivers
5.0
5.1
5.2
5.2.1
164
Application Information
Design Recommendations
The LXT9785/LXT9785E is designed to comply with IEEE 802.3 requirements to provide
outstanding receive Bit Error Rate (BER), and long-line-length performance. To achieve maximum
performance from the LXT9785/LXT9785E, attention to detail and good design practices are
required. Refer to the LXT9785 Design and Layout Guide application note for detailed design and
layout information.
General Design Guidelines
Adherence to generally accepted design practices is essential to minimize noise levels on power
and ground planes. Up to 50 mV maximum of noise is considered acceptable. High-frequency
switching noise can be reduced, and its effects eliminated, by following these simple guidelines
throughout the design:
Power Supply Filtering
Power supply ripple and digital switching noise on the VCC plane may cause EMI problems and
degrade line performance. The best approach to this problem is to minimize ground noise as much
as possible using good general techniques and by filtering the VCC plane. It is generally difficult to
predict in advance the performance of any design, although certain factors greatly increase the risk
of having problems:
•
•
•
•
•
•
•
•
•
•
•
•
Fill in unused areas of the signal planes with solid copper and attach them with vias to a VCC
or ground plane that is not located adjacent to the signal layer.
Use ample bulk and decoupling capacitors throughout the design (a value of 0.01PF is
recommended for decoupling caps).
Provide ample power and ground planes.
Provide termination on all high-speed switching signals and clock lines.
Provide impedance matching on long traces to prevent reflections.
Route high-speed signals next to a continuous, unbroken ground plane.
Filter and shield DC-DC converters, oscillators, etc.
Do not route any digital signals between the LXT9785/LXT9785E and the RJ-45 connectors at
the edge of the board.
Do not extend any circuit power and ground plane past the center of the magnetics or to the
edge of the board. Use this area for chassis ground, or leave it void.
Poorly-regulated or over-burdened power supplies.
Wide data busses (32-bits+) running at a high clock rate.
DC-to-DC converters.
Revision Date: August 28, 2003
Document Number: 249241
Revision Number: 007
Datasheet