lxt971a Intel Corporation, lxt971a Datasheet - Page 70
![no-image](/images/manufacturer_photos/0/3/337/intel_corporation_sml.jpg)
lxt971a
Manufacturer Part Number
lxt971a
Description
3.3v Dual-speed Fast Ethernet Phy Transceiver
Manufacturer
Intel Corporation
Datasheet
1.LXT971A.pdf
(90 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
lxt971a1CA4
Manufacturer:
INTERSIL
Quantity:
20 000
Company:
Part Number:
lxt971a8EA4
Manufacturer:
Intel
Quantity:
28
Company:
Part Number:
lxt971aBC
Manufacturer:
CORTINA
Quantity:
41
Company:
Part Number:
lxt971aBE
Manufacturer:
INTEL
Quantity:
10
Company:
Part Number:
lxt971aLC
Manufacturer:
CORTINA
Quantity:
4 143
Company:
Part Number:
lxt971aLC
Manufacturer:
INTEL
Quantity:
399
Part Number:
lxt971aLC
Manufacturer:
INTEL
Quantity:
20 000
Part Number:
lxt971aLC A4
Manufacturer:
LEVELONE
Quantity:
20 000
Part Number:
lxt971aLC.A4
Manufacturer:
INTEL
Quantity:
20 000
Part Number:
lxt971aLCAC
Manufacturer:
INTEL
Quantity:
20 000
LXT971A 3.3V Dual-Speed Fast Ethernet Transceiver
70
Figure 40. Power-Up Timing
Table 39. Power-Up Timing Parameters
Figure 41. RESET Pulse Width and Recovery Timing
Table 40. RESET Pulse Width and Recovery Timing Parameters
Voltage threshold
Power Up delay
RESET pulse width
RESET recovery delay
1. Typical values are at 25° C and are for design aid only; not guaranteed and not subject to production
2. Power-up delay is specified as a maximum value because it refers to the PHY guaranteed performance -
1. Typical values are at 25° C and are for design aid only; not guaranteed and not subject to production
2. Reset Recovery Delay is specified as a maximum value because it refers to the PHY guaranteed
testing.
the PHY comes out of reset after a delay of No MORE Than 300 P s. System designers should consider this
as a minimum value - After threshold v1 is reached, the MAC should delay No LESS Than 300 P s before
accessing the MDIO port.
testing.
performance - the PHY comes out of reset after a delay of No MORE Than 300 P s. System designers
should consider this as a minimum value - After de-asserting RESET*, the MAC should delay No LESS
Than 300 P s before accessing the MDIO port.
MDIO,etc
MDIO,etc
Parameter
Parameter
RESET
VCC
2
2
Symbol
Symbol
v1
t1
t1
t2
Min
–
–
Min
10
–
v1
Typ
Typ
2.9
–
–
1
1
Max
300
Max
300
–
–
t1
Units
Units
P s
ns
P s
t1
V
Rev. Date: August 7, 2002
t2
Test Conditions
Test Conditions
Document #: 249414
Revision #: 002
–
–
–
–
Datasheet