hy5du561622ct Hynix Semiconductor, hy5du561622ct Datasheet - Page 27

no-image

hy5du561622ct

Manufacturer Part Number
hy5du561622ct
Description
256m 16mx16 Gddr Sdram
Manufacturer
Hynix Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
hy5du561622ct-28
Quantity:
400
Company:
Part Number:
hy5du561622ct-28
Quantity:
400
Part Number:
hy5du561622ct-33
Manufacturer:
HYNIX
Quantity:
298
Part Number:
hy5du561622ct-33
Manufacturer:
HYNIX
Quantity:
10 685
Part Number:
hy5du561622ct-36
Manufacturer:
HY
Quantity:
6 100
Part Number:
hy5du561622ct-36
Manufacturer:
HY
Quantity:
6 100
Part Number:
hy5du561622ct-36
Manufacturer:
HY
Quantity:
6 250
Part Number:
hy5du561622ct-4
Manufacturer:
HYNIX
Quantity:
17
Part Number:
hy5du561622ctP-4
Manufacturer:
HYNIX/海力士
Quantity:
20 000
Part Number:
hy5du561622ctP-D43
Manufacturer:
HY
Quantity:
1 000
Part Number:
hy5du561622ctP-D43
Manufacturer:
HYNIX/海力士
Quantity:
20 000
Rev. 1.3 / Feb. 2006
Note :
1. This calculation accounts for tDQSQ(max), the pulse width distortion of on-chip circuit and jitter.
2. Data sampled at the rising edges of the clock : A0~A12, BA0~BA1, CKE, /CS, /RAS, /CAS, /WE.
3. Data latched at both rising and falling edges of Data Strobes(LDQS/UDQS) : DQ, LDM/UDM.
4. Minimum of 200 cycles of stable input clocks after Self Refresh Exit command, where CKE is held high, is required to complete
5. Min (tCL, tCH) refers to the smaller of the actual clock low time and the actual clock high time as provided to the device (i.e. this
6. tHP = minimum half clock period for any given cycle and is defined by clock high or clock low (tCH, tCL). tQHS consists of
7. DQS, DM and DQ input slew rate is specified to prevent double clocking of data and preserve setup and hold times.
Data-In Hold Time to DQS-In (DQ & DM)
Read DQS Preamble Time
Read DQS Postamble Time
Write DQS Preamble Setup Time
Write DQS Preamble Hold Time
Write DQS Postamble Time
Mode Register Set Delay
Exit Self Refresh to Any Execute Command t
Power Down Exit Time
Average Periodic Refresh Interval
Self Refresh Exit and lock the internal DLL circuit of DDR SDRAM.
value can be greater than the minimum specification limits for tCL and tCH).
tDQSQmax, the pulse width distortion of on-chip clock circuits, data pin to pin skew and output pattern effects, and p-channel to
n-channel variation of the output drivers.
Signal transitions through the DC region must be monotonic.
Parameter
Except Read
Command
Read
Command
t
t
t
t
t
t
t
t
tPDEX_RD
t
DH
RPRE
RPST
WPRES
WPREH
WPST
MRD
XSC
PDEX
REFI
Symbol
+ tIS
+ tIS
Min
1tCK
2tCK
200
0.4
0.9
0.4
1.5
0.4
0
2
-
4
Max
1.1
0.6
0.6
7.8
-
-
-
-
-
-
-
+ tIS
+ tIS
Min
1tCK
2tCK
200
0.4
0.9
0.4
1.5
0.4
0
2
-
5
Max
1.1
0.6
0.6
7.8
-
-
-
-
-
-
-
1HY5DU561622CT
+ tIS
+ tIS
Min
1tCK
2tCK
200
0.4
0.9
0.4
1.5
0.4
0
2
-
6
Max
1.1
0.6
0.6
7.8
-
-
-
-
-
-
-
Unit
CK
CK
CK
CK
CK
CK
CK
ns
ns
ns
us
Note
3
4
27

Related parts for hy5du561622ct