74AHCT00BQ,115 NXP Semiconductors, 74AHCT00BQ,115 Datasheet - Page 2
![IC QUAD 2-IN NAND GATE 14-DHVQFN](/photos/6/94/69489/568-14dhvqfn_sot762_sml.jpg)
74AHCT00BQ,115
Manufacturer Part Number
74AHCT00BQ,115
Description
IC QUAD 2-IN NAND GATE 14-DHVQFN
Manufacturer
NXP Semiconductors
Series
74AHCTr
Datasheet
1.74AHC00PW118.pdf
(14 pages)
Specifications of 74AHCT00BQ,115
Number Of Circuits
4
Package / Case
14-VQFN Exposed Pad, 14-HVQFN, 14-SQFN, 14-DHVQFN
Logic Type
NAND Gate
Number Of Inputs
2
Current - Output High, Low
8mA, 8mA
Voltage - Supply
4.5 V ~ 5.5 V
Operating Temperature
-40°C ~ 125°C
Mounting Type
Surface Mount
Logic Family
AHCT
High Level Output Current
- 8 mA
Low Level Output Current
8 mA
Propagation Delay Time
7.9 ns
Supply Voltage (max)
5.5 V
Supply Voltage (min)
4.5 V
Maximum Operating Temperature
+ 125 C
Mounting Style
SMD/SMT
Minimum Operating Temperature
- 40 C
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
Other names
74AHCT00BQ-G
74AHCT00BQ-G
935285535115
74AHCT00BQ-G
935285535115
NXP Semiconductors
Table 1.
4. Functional diagram
5. Pinning information
74AHC_AHCT00_4
Product data sheet
Type number
74AHCT00
74AHCT00D
74AHCT00PW
74AHCT00BQ
Fig 1.
Fig 4.
Logic symbol
Pin configuration SO14 and TSSOP14
10
12
13
GND
Ordering information
1
2
4
5
9
1A
1B
1Y
2A
2B
2Y
1A
1B
2A
2B
3A
3B
4A
4B
1
2
3
4
5
6
7
5.1 Pinning
Package
Temperature range Name
40 C to +125 C
40 C to +125 C
40 C to +125 C
mna212
1Y
2Y
3Y
4Y
11
3
6
8
00
…continued
001aac938
SO14
TSSOP14
DHVQFN14 plastic dual in-line compatible thermal enhanced very
Fig 2.
14
13
12
11
10
9
8
V
4B
4A
4Y
3B
3A
3Y
CC
Rev. 04 — 28 April 2008
IEC logic symbol
10
12
13
1
2
4
5
9
Description
plastic small outline package; 14 leads;
body width 3.9 mm
plastic thin shrink small outline package; 14 leads;
body width 4.4 mm
thin quad flat package; no leads; 14 terminals;
body 2.5
mna246
&
&
&
&
Fig 5.
3
3
6
8
11
(1) The die substrate is attached to this pad using
0.85 mm
conductive die attach material. It can not be used as a
supply pin or input.
Pin configuration DHVQFN14
74AHC00; 74AHCT00
index area
terminal 1
1B
1Y
2A
2B
2Y
Fig 3.
Transparent top view
2
3
4
5
6
A
B
GND
Logic diagram (one gate)
00
Quad 2-input NAND gate
(1)
13
12
11
10
001aac939
9
© NXP B.V. 2008. All rights reserved.
4B
4A
4Y
3B
3A
Version
SOT108-1
SOT402-1
SOT762-1
mna211
Y
2 of 14