CS8363YDPSR7 ONSEMI [ON Semiconductor], CS8363YDPSR7 Datasheet - Page 5
![no-image](/images/no-image-200.jpg)
CS8363YDPSR7
Manufacturer Part Number
CS8363YDPSR7
Description
3.3 V Dual Micropower Regulator with ENABLE and RESET
Manufacturer
ONSEMI [ON Semiconductor]
Datasheet
1.CS8363YDPSR7.pdf
(8 pages)
External Capacitors
stability. Without them, the regulator outputs will oscillate.
Actual size and type may vary depending upon the
application load and temperature range. Capacitor effective
series resistance (ESR) is also a factor in the IC stability.
Worst−case is determined at the minimum ambient
temperature and maximum load expected.
value above the minimum. One possible purpose of this
would be to maintain the output voltages during brief
conditions of negative input transients that might be
characteristic of a particular system.
expected in the system. To maintain regulator stability down
to −40°C, capacitors rated at that temperature must be used.
REGULATOR®s is available in the SMART REGULATOR
application note, “Compensation for Linear Regulators,”
document number SR003AN/D, available through the
Literature Distribution Center or via our website at
http://www.onsemi.com.
Calculating Power Dissipation in a
Dual Output Linear Regulator
regulator (Figure 4) is
where:
P D(max) + V IN(max) * V OUT1(min) I OUT1(max) )
Output capacitors for the CS8363 are required for
Output capacitors can be increased in size to any desired
Capacitors must also be rated at all ambient temperatures
More information on capacitor selection for SMART
The maximum power dissipation for a dual output
V
V
V
IN(max)
OUT1(min)
OUT2(min)
B+
V IN(max) * V OUT2(min) I OUT2(max) ) V IN(max) IQ
is the maximum input voltage,
is the minimum output voltage from V
is the minimum output voltage from V
*C1 is required if regulator is located far from power supply filter.
**C2 and C3 are required for stability.
C1*
0.1 mF
Figure 3. Test and Application Circuit, Dual 3.3 V Regulator
V
GND
IN
CS8363
ENABLE
RESET
APPLICATION NOTES
V
V
STBY
TRK
http://onsemi.com
Adj
OUT1
OUT2
(1)
,
,
5
R3
permissible value of R
package section of the data sheet. Those packages with
R
the die temperature below 150°C.
dissipate the heat generated by the IC, and an external
heatsink will be required.
qJA
C3**
10 mF
ESR < 8.0 W
I
I
I
Once the value of P
The value of R
In some cases, none of the packages will be sufficient to
V
OUT1(max)
OUT2(max)
Q
IN
3.3 V, 100 mA
application,
application, and
I
’s less than the calculated value in equation 2 will keep
is the quiescent current the regulator consumes at both
OUT1(max)
Figure 4. Dual Output Regulator With Key
I
IN
Performance Parameters Labeled.
C2**
10 mF
ESR < 8.0 W
SW 3.3 V,
250 mA
is the maximum output current, for the
is the maximum output current, for the
and I
R QJA +
qJA
OUT2(max)
REGULATOR
can be compared with those in the
qJA
Control
Features
D(max)
SMART
can be calculated:
150° C * T A
V
RESET
I/O
.
I
GND
Q
DD
is known, the maximum
P D
MCU
I
I
OUT1
OUT2
V
V
OUT2
OUT1
(2)