SAA7113 Philips Semiconductors, SAA7113 Datasheet - Page 44

no-image

SAA7113

Manufacturer Part Number
SAA7113
Description
9-bit video input processor
Manufacturer
Philips Semiconductors
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SAA7113
Manufacturer:
台湾明智类比
Quantity:
20 000
Part Number:
SAA7113A
Manufacturer:
SK
Quantity:
10
Part Number:
SAA7113H
Manufacturer:
NXP
Quantity:
55
Part Number:
SAA7113H
Manufacturer:
NXP
Quantity:
2 428
Part Number:
SAA7113H
Manufacturer:
PHI
Quantity:
1 000
Part Number:
SAA7113H
Manufacturer:
PHILIPS
Quantity:
20 000
Company:
Part Number:
SAA7113H
Quantity:
51
Part Number:
SAA7113H/V2
Manufacturer:
NXP
Quantity:
12 000
Part Number:
SAA7113H/V2
Manufacturer:
PHI/PBF
Quantity:
3
Part Number:
SAA7113H/V2
Manufacturer:
PHILIPS
Quantity:
8
Part Number:
SAA7113H/V2
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Company:
Part Number:
SAA7113H/V2
Quantity:
204
Part Number:
SAA7113H/V2,518
Manufacturer:
Sigma Designs Inc
Quantity:
10 000
Philips Semiconductors
1999 Jul 01
handbook, full pagewidth
9-bit video input processor
Fig.30 Vertical timing diagram for 60 Hz [nominal input signal, VNL in normal mode (VNOI = 00), HPLL in VCR
HREF: selectable on RTS0 and/or RTS1 via I
ODD: selectable on RTS0 and/or RTS1 via I
VS: selectable on RTS0 and/or RTS1 via I
V123: selectable on RTS0 and/or RTS1 via I
VREF: selectable on RTS0 and/or RTS1 via I
FID: selectable on RTS0 and/or RTS1 via I
(1) Line numbers in parenthesis refer to ITU line counting.
(2) VREF range short or long can be programmed via I
(3) FID changing line number and polarity programmable via VSTA8 to VSTA0 and FIDP, see Table 52.
(4) The inactive going edge of the V123-signal indicates whether the field is odd or even. If HREF is active during the falling edge of V123, the
input CVBS
RST0/1 HREF
RTS0/1 VREF
RTS0/1 VREF
RTS0/1 VS
RTS0/1 ODD
RTS0/1 V123
RTS0/1 FID
input CVBS
RTS0/1 HREF
RTS0/1 VREF
RTS0/1 VREF
RTS0/1 VS
RTS0/1 ODD
RTS0/1 V123
RTS0/1 FID
The luminance peaking and the chrominance trap are bypassed during VREF = 0 if I
The chrominance delay line (chrominance-comb filter for NTSC, phase error correcting for PAL) is disabled during VREF = 0.
field is odd. If HREF is inactive during the falling edge of V123, the field is even. The specific position of the slope is dependent on the internal
processing delay and may change a few clock cycles from version to version.
or fast mode (HTC = 01 or 11)].
(3)
(3)
(4)
(4)
VRLN = 1
VRLN = 0
VRLN = 1
VRLN = 0
(262)
259
(525)
522
(2)
(2)
(3) (2)
(3) (2)
(263)
260
523
(1)
(264)
261
524
(2)
2
2
C-bus bits RTSE03 to 00 and/or RTSE13 to RTSE10 = BH.
C-bus bits RTSE03 to RTSE00 and/or RTSE13 to RTSE10 = FH.
2
2
(265)
C-bus bits RTSE03 to RTSE00 and/or RTSE13 to RTSE10 = AH.
2
2
262
C-bus bits RTSE03 to RTSE00 and/or RTSE13 to RTSE10 = CH.
C-bus bits RTSE03 to RTSE00 and/or RTSE13 to RTSE10 = EH.
C-bus bits RTSE03 to RTSE00 and/or RTSE13 to RTSE10 = 7H.
525
(3)
(266)
263
(4)
1
2
C-bus bit VRLN.
(267)
264
(5)
2
(268)
265
(6)
3
44
(a) 1st field
(b) 2nd field
(269)
266
(7)
4
(270)
267
(8)
5
2
C-bus bit VBLB is set to logic 1.
(271)
268
(9)
6
(272)
269
(10)
7
(273)
270
(11)
8
81
520
(274)
271
(20)
17
2/LLC
2/LLC
Product specification
(283)
280
(21)
SAA7113H
18
(284)
281
MHB337
(22)
19
(1)
(285)
282
(1)

Related parts for SAA7113