S29PL032J SPANSION [SPANSION], S29PL032J Datasheet - Page 77
![no-image](/images/no-image-200.jpg)
S29PL032J
Manufacturer Part Number
S29PL032J
Description
CMOS 3.0 Volt-only, Simultaneous Read/Write Flash Memory with Enhanced VersatileIO Control
Manufacturer
SPANSION [SPANSION]
Datasheet
1.S29PL032J.pdf
(106 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
S29PL032J-DC-B
Manufacturer:
SPANSION
Quantity:
20 000
Company:
Part Number:
S29PL032J55BF112
Manufacturer:
SPANSION
Quantity:
1 000
Part Number:
S29PL032J55BFI020A
Manufacturer:
FUJITSU/富士通
Quantity:
20 000
Company:
Part Number:
S29PL032J55BFI120
Manufacturer:
SPANSION
Quantity:
1 200
Company:
Part Number:
S29PL032J55BFI120
Manufacturer:
SPANSION
Quantity:
1 000
Company:
Part Number:
S29PL032J55BFI120A
Manufacturer:
SPANSION
Quantity:
2 000
Company:
Part Number:
S29PL032J55BFI120E
Manufacturer:
CYPRESS
Quantity:
1 200
Part Number:
S29PL032J60BFI12
Manufacturer:
SPANSION
Quantity:
20 000
Part Number:
S29PL032J60BFI120
Manufacturer:
SPANSION
Quantity:
20 000
Part Number:
S29PL032J60BFI123
Manufacturer:
SPANSION
Quantity:
20 000
April 7, 2005 31107A62
After an erase command sequence is written, if all sectors selected for erasing
are protected, Data# Polling on DQ7 is active for approximately 400 µs, then the
bank returns to the read mode. If not all selected sectors are protected, the Em-
bedded Erase algorithm erases the unprotected sectors, and ignores the selected
sectors that are protected. However, if the system reads DQ7 at an address within
a protected sector, the status may not be valid.
When the system detects DQ7 has changed from the complement to true data,
it can read valid data at DQ15–DQ0 on the following read cycles. Just prior to the
completion of an Embedded Program or Erase operation, DQ7 may change asyn-
chronously with DQ15–DQ0 while Output Enable (OE#) is asserted low. That is,
the device may change from providing status information to valid data on DQ7.
Depending on when the system samples the DQ7 output, it may read the status
or valid data. Even if the device has completed the program or erase operation
and DQ7 has valid data, the data outputs on DQ15–DQ0 may be still invalid. Valid
data on DQ15–DQ0 will appear on successive read cycles.
Table 23
algorithm. 18 in the
timing diagram.
Notes:
1. VA = Valid address for programming. During a sector erase operation, a valid address is
2. DQ7 should be rechecked even if DQ5 = “1” because DQ7 may change simultaneously
any sector address within the sector being erased. During chip erase, a valid address is
any non-protected sector address.
with DQ5.
shows the outputs for Data# Polling on DQ7. 6 shows the Data# Polling
P R E L I M I N A R Y
S29PL127J/S29PL129J/S29PL064J/S29PL032J
"AC
Figure 6. Data# Polling Algorithm
No
Characteristic" section section shows the Data# Polling
Read DQ7–DQ0
Read DQ7–DQ0
DQ7 = Data?
DQ7 = Data?
Addr = VA
Addr = VA
DQ5 = 1?
START
FAIL
No
Yes
No
Yes
Yes
PASS
75