CY7C008 CYPRESS [Cypress Semiconductor], CY7C008 Datasheet - Page 7

no-image

CY7C008

Manufacturer Part Number
CY7C008
Description
64K/128K x 8/9 Dual-Port Static RAM
Manufacturer
CYPRESS [Cypress Semiconductor]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CY7C008-12AC
Manufacturer:
CY
Quantity:
5
Part Number:
CY7C008-15AC
Manufacturer:
CY
Quantity:
32
Part Number:
CY7C008-15AXC
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Part Number:
CY7C008-20AC
Manufacturer:
CYPRESS
Quantity:
455
Part Number:
CY7C008V-15AC
Manufacturer:
CY
Quantity:
14
Part Number:
CY7C008V-15AC
Manufacturer:
TI
Quantity:
227
Part Number:
CY7C008V-15AC
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
Part Number:
CY7C008V-25AXC
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
S
Document #: 38-06041 Rev. *C
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
Notes:
13. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified
14. To access RAM, CE=L, SEM=H. To access semaphore, CE=H and SEM=L. Either condition must be valid for the entire t
15. At any given temperature and voltage condition for any given device, t
16. Test conditions used are Load 2.
17. This parameter is guaranteed by design, but it is not production tested.
18. For information on port-to-port delay through RAM cells from writing port to reading port, refer to Read Timing with Busy waveform.
RC
AA
OHA
ACE
DOE
LZOE
HZOE
LZCE
HZCE
PU
PD
ABE
WC
SCE
AW
HA
SA
PWE
SD
HD
HZWE
LZWE
WDD
DDD
w
READ CYCLE
WRITE CYCLE
Parameter
[14]
i
[17]
[17]
t
[14]
[14]
[14]
[18]
I
c
[18]
OI
[15, 16, 17]
[15, 16, 17]
[15, 16, 17]
[13, 16, 17]
[16, 17]
[16, 17]
/I
h
OH
i
n
and 30-pF load capacitance.
g
C
h
a
Read Cycle Time
Address to Data Valid
Output Hold From Address Change
CE LOW to Data Valid
OE LOW to Data Valid
OE LOW to Low Z
OE HIGH to High Z
CE LOW to Low Z
CE HIGH to High Z
CE LOW to Power-Up
CE HIGH to Power-Down
Byte Enable Access Time
Write Cycle Time
CE LOW to Write End
Address Valid to Write End
Address Hold From Write End
Address Set-Up to Write Start
Write Pulse Width
Data Set-Up to Write End
Data Hold From Write End
R/W LOW to High Z
R/W HIGH to Low Z
Write Pulse to Data Delay
Write Data Valid to Read Data Valid
r
a
c
t
e
r
i
s
t
i
c
s
Description
Over the Operating Range
[13]
HZCE
Min.
is less than t
12
12
10
10
10
10
3
3
3
0
0
0
0
3
-12
[1]
LZCE
Max.
12
12
10
10
12
12
10
25
20
8
and t
HZOE
CY7C008/009
CY7C018/019
Min.
15
15
12
12
12
10
is less than t
3
3
3
0
0
0
0
3
-15
SCE
Max.
LZOE
15
15
10
10
10
15
15
10
30
25
time.
.
Min.
20
20
15
15
15
15
3
3
3
0
0
0
0
3
CY7C008/009
CY7C018/019
-20
Max.
20
20
12
12
12
20
20
12
45
30
Page 7 of 19
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns

Related parts for CY7C008