PCF8583BS NXP [NXP Semiconductors], PCF8583BS Datasheet
PCF8583BS
Related parts for PCF8583BS
PCF8583BS Summary of contents
Page 1
PCF8583 Clock and calendar with 240 x 8-bit RAM Rev. 06 — 6 October 2010 1. General description The PCF8583 is a clock and calendar chip, based on a 2048 bit static CMOS organized as 256 words by 8 bits. ...
Page 2
... NXP Semiconductors 3. Ordering information Table 1. Type number PCF8583P PCF8583T PCF8583BS 4. Marking Table 2. Type number PCF8583P PCF8583T PCF8583BS 5. Block diagram OSCI OSCO INT SCL SDA Fig 1. PCF8583 Product data sheet Ordering information Package Name Description DIP8 plastic dual in-line package; 8 leads (300 mil) SO8 plastic small outline package ...
Page 3
... OSCO Transparent top view For mechanical details, see Figure 26. Pin configuration for HVQFN20 (PCF8583BS) All information provided in this document is subject to legal disclaimers. Rev. 06 — 6 October 2010 Clock and calendar with 240 x 8-bit RAM INT PCF8583P 6 SCL ...
Page 4
... SS SDA 5 5 SCL 6 6 INT n. [1] The die paddle (exposed pad) is connected to V PCF8583 Product data sheet Type HVQFN20 (PCF8583BS) 2 input 3 output 4 input [1] 5 supply 12 input/output 13 input 14 output 15 supply 11 and should be electrically isolated. SS All information provided in this document is subject to legal disclaimers. ...
Page 5
NXP Semiconductors 7. Functional description The PCF8583 contains a 256 by 8 bit RAM with an 8 bit auto-increment address register, an on-chip 32.768 kHz oscillator circuit, a frequency divider, a serial two-line bidirectional 2 I C-bus interface, and a ...
Page 6
NXP Semiconductors 7.3 Control and status register The control and status register is defined as the memory location 00h with free access for reading and writing via the I contents of the control and status register (see Fig 5. PCF8583 ...
Page 7
NXP Semiconductors 7.4 Counter registers The format for 24 hour or 12 hour clock modes can be selected by setting the most significant bit of the hours counter register. The format of the hours counter is shown in Figure 6. ...
Page 8
NXP Semiconductors In the different modes the counter registers are programmed and arranged as shown in Figure 9. Counter cycles are listed in Fig 9. PCF8583 Product data sheet Table control/status hundredth of a second 1/10 s 1/100 s seconds ...
Page 9
NXP Semiconductors Table 4. Unit hundredths of a second seconds minutes hours (24) hours (12) date months year weekdays timer 7.5 Alarm control register When the alarm enable bit of the control and status register is set (address 00h, bit ...
Page 10
NXP Semiconductors Fig 10. Alarm control registers, clock mode 7.6 Alarm registers All alarm registers are allocated with a constant address offset of 08h to the corresponding counter registers (see An alarm signal is generated when the contents of the ...
Page 11
NXP Semiconductors Fig 11. Selection of alarm weekdays 7.7 Timer The timer (location 07h) is enabled by setting the control and status register to XX0X X1XX. The timer counts up from 0 (or a programmed value) to 99. On overflow, ...
Page 12
NXP Semiconductors CONTROL/STATUS REGISTER (1) (1) If the alarm enable bit of the control and status register is reset (logic 0 signal is observed on the interrupt pin INT. Fig 12. Alarm and ...
Page 13
NXP Semiconductors this mode, the timer (location 07h) increments once for every one, one hundred, ten thousand million events, depending on the value programmed in bits 0, 1 and 2 of the alarm control register. In all other ...
Page 14
NXP Semiconductors In the 50 Hz clock mode or event-counter mode the oscillator is disabled and the oscillator input is switched to a high-impedance state. This allows the user to feed the 50 Hz reference frequency or an external high ...
Page 15
NXP Semiconductors 8. Characteristics of the I 8.1 Characteristics 2 The I C-bus is for bidirectional, two-line communication between different ICs or modules. The two lines are a Serial DAta line (SDA) and a Serial Clock Line (SCL). Both lines ...
Page 16
NXP Semiconductors SDA SCL MASTER TRANSMITTER RECEIVER Fig 16. System configuration 8.1.4 Acknowledge The number of data bytes transferred between the START and STOP conditions from transmitter to receiver is unlimited. Each byte of eight bits is followed by an ...
Page 17
NXP Semiconductors 2 8.2 I C-bus protocol 8.2.1 Addressing Before any data is transmitted on the I addressed first. The addressing is always carried out with the first byte transmitted after the start procedure. The clock and calendar acts as ...
Page 18
NXP Semiconductors acknowledgement from slave SLAVE ADDRESS R/W (1) At this moment master transmitter becomes master receiver and PCF8583 slave receiver becomes slave transmitter. Fig 19. Master reads after setting word address (write word address; READ data) ...
Page 19
NXP Semiconductors 9. Limiting values Table 6. In accordance with the Absolute Maximum Rating System (IEC 60134). Symbol tot ESD stg ...
Page 20
NXP Semiconductors 10. Characteristics 10.1 Static characteristics Table 7. Static characteristics Symbol Parameter V supply voltage DD I supply current DD V enable voltage en Pin ...
Page 21
NXP Semiconductors Fig 21. Typical supply current in clock mode as a function of supply voltage PCF8583 Product data sheet (μ ° kHz; T SCL amb All ...
Page 22
NXP Semiconductors 10.2 Dynamic characteristics Table 8. Dynamic characteristics Symbol Parameter Oscillator C capacitance on pin OSCO OSCO Δf /f relative oscillator frequency osc osc variation ...
Page 23
NXP Semiconductors START PROTOCOL CONDITION (S) t SU;STA SCL t BUF SDA t HD;STA 2 Fig 22. I C-bus timing diagram; rise and fall times refer to V PCF8583 Product data sheet BIT 7 BIT 6 MSB (A6) (A7) t ...
Page 24
NXP Semiconductors 11. Application information 11.1 Quartz frequency adjustment 11.1.1 Method 1: Fixed OSCI capacitor By evaluating the average capacitance necessary for the application layout, a fixed capacitor can be used. The frequency is measured using the 1 Hz signal ...
Page 25
NXP Semiconductors Fig 23. Application example PCF8583 Product data sheet SCL CLOCK/CALENDAR OSCI PCF8583 SDA OSCO SCL EVENT COUNTER OSCI PCF8583 SDA OSCO V SS All information provided in this ...
Page 26
NXP Semiconductors 12. Package outline DIP8: plastic dual in-line package; 8 leads (300 mil pin 1 index 1 DIMENSIONS (inch dimensions are derived from the original mm dimensions UNIT max. min. max. ...
Page 27
NXP Semiconductors SO8: plastic small outline package; 8 leads; body width 7 pin 1 index 1 e DIMENSIONS (inch dimensions are derived from the original mm dimensions) A UNIT max. ...
Page 28
... A UNIT max. 0.05 0. 0.2 0.00 0.23 Note 1. Plastic or metal protrusions of 0.075 mm maximum per side are not included. OUTLINE VERSION IEC SOT662 Fig 26. Package outline SOT662-1 (HVQFN20) of PCF8583BS PCF8583 Product data sheet ...
Page 29
NXP Semiconductors 13. Soldering of SMD packages This text provides a very brief insight into a complex technology. A more in-depth account of soldering ICs can be found in Application Note AN10365 “Surface mount reflow soldering description”. 13.1 Introduction to ...
Page 30
NXP Semiconductors 13.4 Reflow soldering Key characteristics in reflow soldering are: • Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to higher minimum peak temperatures (see reducing the process window • Solder paste printing issues including ...
Page 31
NXP Semiconductors Fig 27. Temperature profiles for large and small components For further information on temperature profiles, refer to Application Note AN10365 “Surface mount reflow soldering description”. PCF8583 Product data sheet maximum peak temperature = MSL limit, damage level temperature ...
Page 32
NXP Semiconductors 14. Abbreviations Table 11. Acronym AM BCD CDM CMOS ESD HBM LSB MM MSB MSL MUX PCB PM POR PPM RF RAM SCL SDA SMD PCF8583 Product data sheet Abbreviations Description Ante Meridiem Binary ...
Page 33
NXP Semiconductors 15. References [1] AN10365 — Surface mount reflow soldering description [2] IEC 60134 — Rating systems for electronic tubes and valves and analogous semiconductor devices [3] IEC 61340-5 — Protection of electronic devices from electrostatic phenomena [4] IPC/JEDEC ...
Page 34
NXP Semiconductors 16. Revision history Table 12. Revision history Document ID Release date PCF8583 v.6 20101006 • Modifications: The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors. • Legal texts ...
Page 35
NXP Semiconductors 17. Legal information 17.1 Data sheet status [1][2] Document status Product status Objective [short] data sheet Development Preliminary [short] data sheet Qualification Product [short] data sheet Production [1] Please consult the most recently issued document before initiating or ...
Page 36
NXP Semiconductors Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use neither qualified nor tested in accordance with automotive testing ...
Page 37
NXP Semiconductors 19. Contents 1 General description . . . . . . . . . . . . . . . . . . . . . . 1 2 Features and benefits . . . . . . ...