MPC106ARX66CE MOTOROLA [Motorola, Inc], MPC106ARX66CE Datasheet - Page 15

• Manufacturer Part Number: MPC106ARX66CE
• Description: PCI Bridge/Memory Controller
• Manufacturer: MOTOROLA [Motorola, Inc]

W
V
U
T
R
P
N
M
L
K
J
H
G
F
E
D
C
B
A
1.5 Pin Assignments
Figure 10 contains the pin assignments for the MPC106, and Figure 11 provides a key to the shading.
SDMA11/
SDMA12/
SDMA2/
SDMA3/
SDMA5/
SDMA6/
SDMA8/
SDBA0/
QREQ
BCTL0
HRST
MA11/
MA12/
CAS2/
DQM2
CAS3/
DQM3
PAR0/
PAR2/
PAR4/
PAR6/
AR10
AR11
AR13
AR14
AR16
AR19
AR20
DL26
DL24
MA1/
MA2/
MA3/
MA5/
MA6/
MA8/
AR9
AR1
AR3
AR5
AR7
16
16
Vss
NC
SDMA10/
SDMA4/
SDBA1/
SDMA0/
SDMA7/
SDMA9/
BCTL1
MA10/
CAS0/
DQM0
CAS1/
DQM1
PAR1/
PAR3/
PAR7/
RCS0
AR12
AR15
AR17
AR18
DL28
DL27
DL23
MA4/
MA0/
MA7/
MA9/
AR0
RTC
AR2
AR4
AR8
GNT
NMI
15
WE
15
No Connect
Power Supply Ground
SUSPEND
RAS0/
QACK
RAS3/
CAS4/
DQM4
CAS6/
DQM6
CAS7/
DQM7
PAR5/
PPEN
DL30
DL29
DL25
DL17
DH0
DH2
DH4
CS0
CS3
TMS
AR6
AD1
AD3
14
14
MPC106 PCI Bridge/Memory Controller Hardware Specifications
SDCAS
MDLE/
RAS1/
RAS2/
CAS5/
DQM5
DH31
RCS1
TRST
DL31
DL14
DL15
DL18
AD30
DH1
DH3
DH5
CS1
CS2
TCK
FOE
AD5
13
13
TDI
RAS4/
RAS6/
DH29
DH30
AD28
AD26
PLL2
PLL3
DL16
TDO
CS4
CS6
AD7
AD9
12
Vss
Vdd
Vss
Vdd
Vss
Vdd
Vss
12
Figure 11. Pin Assignments Shading Key
LSSD_MODE
DWE1/
DWE2
RAS7/
DBG3
DH27
DH28
CKO/
AD24
AD23
AD11
AD13
Vdd
AVdd
PLL0
PLL1
MCP
Vdd
Vdd
CS7
Vdd
11
Vss
Vss
Vss
11
Figure 10. Pin Assignments
DBGLB/
SDRAS
FRAME
RAS5/
PIRQ/
Power Supply Positive
Clock Power Supply Positive (K9)
DH25
DH26
AD21
AD19
AD15
DL12
DL13
CS5
CKE
Vdd
Vdd
Vdd
Vdd
Vdd
Signals
10
Vss
Vss
Vss
10
C/BE2
PERR
SERR
TRDY
STOP
DH23
DH24
DL10
DL11
AVdd
AD17
PAR
DL9
DL8
DL7
Vss
Vss
NC
NC
9
9
DEVSEL
C/BE1
DH21
DH20
DH22
LOCK
AD14
AD18
AD16
IRDY
DL4
DL3
DL5
DL6
Vdd
Vss
Vdd
NC
NC
8
8
DH19
DH18
AD10
AD12
AD22
AD20
DL2
DL1
Vss
Vdd
Vss
Vdd
Vss
Vdd
Vss
Vdd
Vss
Vdd
Vss
7
7
SYSCLK
C/BE0
C/BE3
DH17
DH16
AD25
DL0
BR2
Vdd
Vdd
A11
Vdd
Vdd
AD8
TV/
Vss
Vss
Vss
Vss
A9
6
6
DBGL2
DBG0
DH15
DH14
DOE/
TWE/
AD29
AD27
BA0/
BG2
AD6
BR3
Vdd
Vdd
Vdd
Vdd
A31
AD4
Vss
Vss
A8
A6
5
5
DIRTY_OUT/
LBCLAIM
DBG1
TSIZ1
DH13
DH12
BGL2
TBST
AD31
BA1/
BAA/
REQ
TOE
AD0
AD2
A13
A15
A21
A29
HIT
BG1
WT
A7
4
4
ISA_MASTER/
VIEW
DIRTY_IN/
FLSHREQ
DWE0/
DALE/
DH11
DH10
DBG2
TSIZ0
TSIZ2
ADS/
BRL2
Pin Assignments
BERR
DH6
BR1
GBL
BR0
BG0
A12
A14
A22
A30
A27
CI
3
3
MEMACK
ARTRY
AACK
DL21
DL19
DH9
DH8
A10
A16
A17
A20
A25
A28
A0
A1
A2
A3
A4
A5
2
2
XATS/SDMA
DL22
DL20
DCS/
DH7
BG3
TT4
TT3
TT2
TEA
TT1
TT0
A18
A19
A23
A24
A26
TS
TA
1
1
1
15
W
M
G
U
R
N
H
D
C
V
P
K
E
B
A
T
L
F
J