MPC106ARX66CE MOTOROLA [Motorola, Inc], MPC106ARX66CE Datasheet - Page 9

• Manufacturer Part Number: MPC106ARX66CE
• Description: PCI Bridge/Memory Controller
• Manufacturer: MOTOROLA [Motorola, Inc]

Figure 3 provides the input timing diagram for the 106.
1
2
3
4
5
6
7
8
9
10
11
12
Num
Notes:
10a Group I input signals valid to 60x Bus Clock (input setup)
10a Group II input signals valid to 60x Bus Clock (input setup)
10a Group III input signals valid to 60x Bus Clock (input setup)
10a Group IV input signals valid to 60x Bus Clock (input setup)
10b Group V input signals valid to SYSCLK (input setup)
10b Group VI input signals valid to SYSCLK (input setup)
11a 60x Bus Clock to group I–IV inputs invalid (input hold)
11b SYSCLK to group V–VI inputs invalid (input hold)
10c Mode select inputs valid to HRST (input setup)
11c HRST to mode select input invalid (input hold)
Input specifications are measured from the TTL level (0.8 or 2.0 V) of the signal in question to the 1.4 V of the rising
edge of SYSCLK. Both input and output timings are measured at the pin (see Figure 3).
Processor and memory interface signals are specified from the rising edge of the 60x bus clock (which is internally
synchronized to SYSCLK).
Group I input signals include the following processor, L2, and memory interface signals: A[0–31], PAR[0–7]/AR[1–8],
BR[0–4], BRL2, XATS, LBCLAIM, ADS, BA0, TV and HIT (when configured for external L2)
Group II input signals include the following processor and memory interface signals: TBST, TT[0–4], TSIZ[0–2], WT,
CI, GBL, AACK, and TA.
Group III input signals include the following processor and memory interface signals: DL[0–31] and DH[0–31].
Group IV input signals include the following processor and L2 interface signals: TS, ARTRY, DIRTY_IN, and HIT
(when configured for internal L2 controller).
PCI 3.3 V signaling environment signals are measured from 1.65 V (Vdd ÷ 2) on the rising edge of SYSCLK to
V
edge of SYSCLK to V
Group V input signals include the following bussed PCI interface signals: FRAME, C/BE[0–3], AD[0–31], DEVSEL,
IRDY, TRDY, STOP, PAR, PERR, SERR, LOCK, FLSHREQ, and ISA_MASTER.
Group VI input signal is the point-to-point PCI GNT input signal.
The setup and hold time is with respect to the rising edge of HRST (see Figure 4). Mode select inputs include the
RCS0, FOE, and DBG0 configuration inputs.
numbers given in the table must be multiplied by the period of SYSCLK to compute the actual time duration (in
nanoseconds) of the parameter in question.
These values are guaranteed by design and are not tested.
t
sysclk
OH
HRST pulse width
= 3.0 V or V
is the period of the external clock (SYSCLK) in nanoseconds (ns). When the unit is given as t
OL
= 0.3 V. PCI 5 V signaling environment signals are measured from 1.65 V (Vdd ÷ 2) on the rising
MPC106 PCI Bridge/Memory Controller Hardware Specifications
OH
= 2.4 V or V
Characteristic
Table 7. Input AC Timing Specifications
OL
= 0.55 V.
3 x t
t
100 µs
sysclk
255 x
–0.5
Min
4.0
3.5
3.0
5.0
7.0
7.0
1.0
0
sysclk
66 MHz
Electrical and Thermal Characteristics
+
Max
—
—
—
—
—
3 x t
t
100 µs
sysclk
255 x
–0.5
Min
83.3 MHz
7.0
7.0
1.0
3.5
3.5
2.5
4.0
0
sysclk
+
Max
—
—
—
—
—
sysclk
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
, the
3,4,5,6
Notes
10, 12
11,12
1,2,3
1,2,4
1,2,5
1,2,6
7,8
7,9
8,9
10,
—
9