LAN9218I-MT-E2 SMSC [SMSC Corporation], LAN9218I-MT-E2 Datasheet
LAN9218I-MT-E2
Related parts for LAN9218I-MT-E2
LAN9218I-MT-E2 Summary of contents
Page 1
... Supports Slave-DMA — Interrupt Pin with Programmable Hold-off timer Reduces system cost and increases design flexibility SRAM-like interface easily interfaces to most embedded CPU’s or SoC’s SMSC LAN9218I LAN9218I High-Performance Single- Chip 10/100 Ethernet Controller with HP Auto-MDIX & Industrial Temperature ...
Page 2
... LAN9218I-MT FOR GREEN, LEAD-FREE, 100-PIN, TQFP PACKAGE WITH E3 FINISH (MATTE TIN) LAN9218I-MT-E2 FOR GREEN, LEAD-FREE, 100-PIN, TQFP PACKAGE WITH E2 FINISH (TIN-COPPER) 80 ARKAY DRIVE, HAUPPAUGE, NY 11788 (631) 435-6000, FAX (631) 273-3123 Copyright © 2006 SMSC or its subsidiaries. All rights reserved. Circuit diagrams and other information relating to SMSC products are included as a means of illustrating typical applications. Consequently, complete information sufficient for construction purposes is not necessarily given ...
Page 3
... System Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36 3.11.2 Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36 3.11.3 Internal PHY Power-Down modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38 3.12 Detailed Reset Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39 3.12.1 Power-On Reset (POR 3.12.2 Hardware Reset Input (nRESET 3.12.3 Resume Reset Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40 3.12.4 Soft Reset (SRST 3.12.5 PHY Reset Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40 3.13 TX Data Path Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41 3.13.1 TX Buffer Format . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42 3.13.2 TX Command Format . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43 SMSC LAN9218I 3 DATASHEET Revision 1.5 (07-18-06) ...
Page 4
... RX FIFO Ports . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 66 5.2.2 TX FIFO Ports . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 66 5.3 System Control and Status Registers 5.3.1 ID_REV—Chip ID and Revision . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 68 5.3.2 IRQ_CFG—Interrupt Configuration Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 68 5.3.3 INT_STS—Interrupt Status Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 70 5.3.4 INT_EN—Interrupt Enable Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 72 Revision 1.5 (07-18-06) High-Performance Single-Chip 10/100 Ethernet Controller with HP Auto-MDIX & Industrial Temperature Support 4 DATASHEET Datasheet SMSC LAN9218I ...
Page 5
... PHY Special Control/Status 112 Chapter 6 Timing Diagrams . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 113 6.1 Host Interface Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 113 6.1.1 Special Restrictions on Back-to-Back Write/Read Cycles . . . . . . . . . . . . . . . . . . . . . . . 113 6.1.2 Special Restrictions on Back-to-Back Read Cycles . . . . . . . . . . . . . . . . . . . . . . . . . . . 115 6.2 PIO Reads . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 116 6.3 PIO Burst Reads 117 6.4 RX Data FIFO Direct PIO Reads . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 118 SMSC LAN9218I 5 DATASHEET Revision 1.5 (07-18-06) ...
Page 6
... Absolute Maximum Ratings 125 7.2 Power Consumption (Device Only 125 7.3 Power Consumption (Device and System Components 126 7.4 DC Electrical Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 127 7.5 Clock Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 129 Chapter 8 Package Outline . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 130 Revision 1.5 (07-18-06) High-Performance Single-Chip 10/100 Ethernet Controller with HP Auto-MDIX & Industrial Temperature Support 6 DATASHEET Datasheet SMSC LAN9218I ...
Page 7
... Figure 6.3 RX Data FIFO Direct PIO Read Cycle Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 118 Figure 6.4 RX Data FIFO Direct PIO Burst Read Cycle Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 119 Figure 6.5 PIO Write Cycle Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 120 Figure 6.6 TX Data FIFO Direct PIO Write Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 122 Figure 6.7 EEPROM Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 124 Figure 8.1 100 Pin TQFP Package Definition . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 130 SMSC LAN9218I 7 DATASHEET Revision 1.5 (07-18-06) ...
Page 8
... Table 5.5 Backpressure Duration Bit Mapping . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 89 Table 5.6 MAC CSR Register Map Table 5.7 ADDRL, ADDRH and EEPROM Byte Ordering . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 97 Table 5.8 LAN9218I PHY Control and Status Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 103 Table 5.9 MODE Control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 109 Table 6.1 Read After Write Timing Rules . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 113 Table 6.2 Read After Read Timing Rules . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 115 Table 6 ...
Page 9
... The LAN9218I also supports features which reduce or eliminate packet loss. Its internal 16-KByte SRAM can hold over 200 received packets. If the receive FIFO gets too full, the LAN9218I can automatically generate flow control packets to the remote node, or assert back-pressure on the remote node by generating network collisions ...
Page 10
... Compatibility with First-generation LAN9118 Family Devices The LAN9218I is driver-, register-, and footprint-compatible with previous generation LAN9118 Family devices. Drivers written for these products will work with the LAN9218I. However, in order to support HP Auto-MDIX, other components such as the magnetics and the passive components around the magnetics need to change, and supporting these changes does require a minor PCB change. A reference design for the LAN9218I will be available on SMSC’ ...
Page 11
... Ethernet PHY The LAN9218I integrates an IEEE 802.3 physical layer for twisted pair Ethernet applications. The PHY can be configured for either 100 Mbps (100Base-TX Mbps (10Base-T) Ethernet operation in either full or half duplex configurations. The PHY block supports HP Auto-MDIX and auto-negotiation. ...
Page 12
... The GPIO’s (GPO’s are not configurable) can also be configured to trigger interrupts with programmable polarity. 1.8 Serial EEPROM Interface A serial EEPROM interface is included in the LAN9218I. The serial EEPROM is optional and can be programmed with the LAN9218I MAC address. The LAN9218I can optionally load the MAC address automatically after power-on. 1.9 ...
Page 13
... SRAM. TX FIFO, RX FIFO, and CSR’s are accessed through this interface. Programmed I/O transactions are supported. The LAN9218I host bus interface supports 32-bit and 16-bit bus transfers; internally, all data paths are 32-bits wide. The LAN9218I can be interfaced to either Big-Endian or Little-Endian processors. ...
Page 14
... _IO _IO _IO _IO _IO _IO SMSC LAN9218I ...
Page 15
... This signal functions as shown in Table 2.2, "Default Ethernet Settings", below. When driven high all accesses to the LAN9218I are to the Data FIFOs. In this mode, the A[7:3] upper address inputs are ignored. AUTO NEG. Disabled Enabled Revision 1.5 (07-18-06) ...
Page 16
... Data Bus Width Select: This signal also functions as a configuration input on power-up and is used to select the host bus data width. Upon deassertion of reset, the value of the input is latched. When high, a 32-bit data bus is utilized. When low, a 16- bit interface is utilized. Serial EEPROM chip select. SMSC LAN9218I ...
Page 17
... If nRESET is left unconnected, the LAN9218I will rely on its internal power-on reset circuitry Note: The LAN9218I must always be read at least once after power-up, reset, or upon return from a power-saving state or write operations will not function. See Section 3.12, " ...
Page 18
... This signal is driven high only during 10Mbs operation. nLED2 (Link & Activity Indicator). This signal is driven low (LED on) when the LAN9218I detects a valid link. This signal is pulsed high (LED off) for 80mS whenever transmit or receive activity is detected. This signal is then driven low again for a ...
Page 19
... Please refer to the SMSC application note AN 12.5x, entitled "Designing with the LAN9218 Family - Getting Started" also important to note that this application note applies to the whole SMSC LAN9118 family of Ethernet controllers. However, subtle differences may apply. SMSC LAN9218I BUFFER NUM SYMBOL TYPE ...
Page 20
... PU 30uA internal pull-down PD Analog input AI Analog output AO Analog bi-directional AIO Crystal oscillator input pin ICLK Crystal oscillator output pin OCLK Revision 1.5 (07-18-06) High-Performance Single-Chip 10/100 Ethernet Controller with HP Auto-MDIX & Industrial Temperature Support Table 2.6 Buffer Types DESCRIPTION 20 DATASHEET Datasheet SMSC LAN9218I ...
Page 21
... OS software stacks reducing and minimizing overrun conditions. Like the MAC, the FIFOs have separate receive and transmit data paths. The LAN9218I can store up to 250 Ethernet packets utilizing FIFOs, totaling 16K bytes, with a packet granularity of 4 bytes. This memory is shared by the RX and TX blocks and is configurable in terms of allocation ...
Page 22
... Flow Control The LAN9218I Ethernet MAC supports full-duplex flow control using the pause operation and control frame. It also supports half-duplex flow control using back pressure. 3.2.1 Full-Duplex Flow Control The pause operation inhibits data transmission of data frames for a specified period of time. A Pause ...
Page 23
... The first bit of the destination address signifies whether physical address or a multicast address. The LAN9218I address check logic filters the frame based on the Ethernet receive filter mode that has been enabled. Filter modes are specified based on the state of the control bits in Filtering Modes" ...
Page 24
... Hash Perfect Filtering In hash perfect filtering, if the received frame is a physical address, the LAN9218I Packet Filter block perfect-filters the incoming frame’s destination field with the value programmed into the MAC Address High register and the MAC Address Low register. If the incoming frame is a multicast frame, however, the LAN9218I packet filter function performs an imperfect address filtering against the hash table ...
Page 25
... The Diagram shown in up frame filter register’s structure. Note 3.1 Wake-up frame detection can be performed when the LAN9218I is in the power states. In the D0 state, wake-up frame detection is enabled when the WUEN bit is set. Note 3.2 Wake-up frame detection, as well as Magic Packet detection, is always enabled and cannot be disabled when the device enters the D1 state ...
Page 26
... High-Performance Single-Chip 10/100 Ethernet Controller with HP Auto-MDIX & Industrial Temperature Support FILTER I BYTE MASK DESCRIPTION Table 3.4 FILTER i COMMANDS Table 3.5 describes the Filter i Offset bit fields. Table 3.5 Filter i Offset Bit Definitions FILTER I OFFSET DESCRIPTION Table 3.6 Filter i CRC-16 Bit Definitions FILTER I CRC-16 DESCRIPTION 26 DATASHEET Datasheet shows the Filter I command register. SMSC LAN9218I ...
Page 27
... Host Bus Width Operation The LAN9218I can be configured to communicate with the host bus via either a 32-bit or a 16-bit bus. An external strap is used to select between the two modes. 32-bit mode is the native environment for the LAN9218I. Ethernet controller and no special requirements exist for communication in this mode. ...
Page 28
... This is not a fatal error. The LAN9218I will reset its read counters and restart a new cycle on the next read. The Upper 16 data pins (D[31:16]) are not driven by the LAN9218I in 16-bit mode. These pins have internal pull-down’s and the signals are left in a high-impedance state ...
Page 29
... EEPROM is not detected the responsibility of the host LAN Driver to set the IEEE addresses. The LAN9218I EEPROM controller also allows the host system to read, write and erase the contents of the Serial EEPROM. The EEPROM controller supports most “93C46” type EEPROMs configured for 128 x 8-bit operation ...
Page 30
... Note: The EEPROM device powers-up in the erase/write disabled state. To modify the contents of the EEPROM the host must first issue the EWEN command operation is attempted, and an EEPROM device does not respond within 30mS, the LAN9218I will timeout, and the EPC timeout bit (EPC_TO) in the E2P_CMD register will be set. ...
Page 31
... E2P_CMD field settings for each command. ERASE (Erase Location): If erase/write operations are enabled in the EEPROM, this command will erase the location selected by the EPC Address field (EPC_ADDR). The EPC_TO bit is set if the EEPROM does not respond within 30ms. SMSC LAN9218I EEPROM Read Idle Write Data ...
Page 32
... EEPROM.The EPC_TO bit is set if the EEPROM does not respond within 30ms. EECS EECLK EEDIO (OUTPUT) 1 EEDIO (INPUT) Revision 1.5 (07-18-06) High-Performance Single-Chip 10/100 Ethernet Controller with HP Auto-MDIX & Industrial Temperature Support Figure 3.3 EEPROM ERASE Cycle Figure 3.4 EEPROM ERAL Cycle 32 DATASHEET Datasheet t CSL t CSL SMSC LAN9218I ...
Page 33
... Disable” command is sent, or until power is cycled. Note: The EEPROM device will power-up in the erase/write-disabled state. Any erase or write operations will fail until an Erase/Write Enable command is issued. EECS EECLK EEDIO (OUTPUT) EEDIO (INPUT) SMSC LAN9218I Figure 3.5 EEPROM EWDS Cycle 1 ...
Page 34
... EPC Address field (EPC_ADDR). The EPC_TO bit is set if the EEPROM does not respond within 30ms. EECS EECLK EEDIO (OUTPUT EEDIO (INPUT) Revision 1.5 (07-18-06) High-Performance Single-Chip 10/100 Ethernet Controller with HP Auto-MDIX & Industrial Temperature Support Figure 3.7 EEPROM READ Cycle Figure 3.8 EEPROM WRITE Cycle 34 DATASHEET Datasheet t CSL CSL D0 SMSC LAN9218I ...
Page 35
... EEPROM Data Register," on page 92 Supported EEPROM operations are described in these sections. 3.10.2.4 EEPROM Timing Refer to Section 6.9, "EEPROM Timing," on page 124 SMSC LAN9218I Figure 3.9 EEPROM WRAL Cycle Cycles", shown below, shows the number of EECLK cycles required for Table 3 ...
Page 36
... PME signal must be enabled prior to entering the D1 state. A write to the BYTE_TEST register, regardless of whether a wake-up frame or Magic Packet was detected, will return LAN9218I to the D0 state and will reset the PM_MODE field to the D0 state. As Revision 1.5 (07-18-06) High-Performance Single-Chip 10/100 Ethernet Controller with HP Auto-MDIX & Industrial Temperature Support Table 7.2, “ ...
Page 37
... A write to the BYTE_TEST register, regardless of whether a carrier was detected, will return the LAN9218I to the D0 state and will reset the PM_MODE field to the D0 state. As noted above, the host is required to check the READY bit and verify that it is set before attempting any other reads or writes of the device ...
Page 38
... WUPS bits clearing the corresponding WOL_EN or ED_EN bit. After clearing the internal pme_interrupt signal, the PME_INT status bit may be cleared by writing a ‘1’ to this bit in the INT_STS register. It should be noted that the LAN9218I can generate a host interrupt regardless of the state of the PME_EN bit, or the external PME signal. ...
Page 39
... Note 3.10 After any PHY reset, the application must wait until the “Link Status” bit in the PHY’s “Basic Status Register” (PHY Reg. 1.2) is set before attempting to transmit or receive data. Note 3.11 After a POR, nRESET or SRST, the LAN9218I will automatically check for the presence of an external EEPROM. After any of these resets the application must verify that the EPC ...
Page 40
... Resume Reset Timing After issuing a write to the BYTE_TEST register to wake the LAN9218I from a power-down state, the READY bit in PMT_CTRL will assert (set High) within 2ms. APPLICATION NOTE: Under normal conditions, the READY bit in PMT_CTRL will be set (high -”1”) within 2 ms. If the software driver polls this bit and it is not set within 100ms, then an error condition occurred ...
Page 41
... LAN9218I must guarantee that it can accept data in multiples of the Burst length regardless of the actual packet length. When configured to do so, the LAN9218I will accept extra data at the end of the packet and will remove the extra padding before transmitting the packet. The LAN9218I automatically removes data up to the boundary specified in the Buffer End Alignment field specified in each TX command ...
Page 42
... TX buffers exist in the host’s memory in a given format. The host writes a TX command word into the TX data buffer before moving the Ethernet packet data. The TX command A and command B are 32- bit values that are used by the LAN9218I in the handling and processing of the associated Ethernet packet data buffer. Buffer alignment, segmentation and other packet processing parameters are included in the command structure ...
Page 43
... Datasheet Host Write Figure 3.12, "TX Buffer Format", shows the TX Buffer written into the LAN9218I. It should be noted that not all of the data shown in this diagram is actually stored in the TX data FIFO. This must be taken into account when calculating the actual TX data FIFO usage. Please refer to " ...
Page 44
... This value, along with the Buffer End Alignment field, is read and checked by the LAN9218I and used to determine how many extra DWORD’s were added to the end of the Buffer. A running count is also maintained in the LAN9218I of the cumulative buffer sizes for a given packet. ...
Page 45
... The first buffer of any transmit packet can be any length Middle buffers (i.e., those with First Segment = Last Segment = 0) must be greater than, or equal to 4 bytes in length The final buffer of any transmit packet can be any length SMSC LAN9218I Table 3.12 TX Command 'B' Format DESCRIPTION Table 3.13, "TX DATA Start Table 3 ...
Page 46
... Additionally, The LAN9218I has specific rules regarding the use of transmit buffers when in Store-and- Forward mode (i.e., HW_CFG[SF] = 1). When this mode is enabled, the total space consumed in the TX FIFO (MIL) must be limited to no more than 2KB - 3 DWORDs (2,036 bytes total). Any transmit packet that is so highly fragmented that it takes more space than this must be un-fragmented (by copying to a Driver-supplied buffer) before the transmit packet can be sent to the LAN9218I ...
Page 47
... End Alignment” Buffer 1: 0-Byte “Data Start Offset” 15-Bytes of payload data 16-Byte “Buffer End Alignment” Buffer 2: 10-Byte “Data Start Offset” 17-Bytes of payload data 16-Byte “Buffer End Alignment” SMSC LAN9218I DESCRIPTION 47 DATASHEET Revision 1.5 (07-18-06) ...
Page 48
... Payload 1B 0 10-Byte TX Command 'A' TX Command 'B' 10-Byte Data Start Offset Figure 3.13 TX Example 1 48 DATASHEET Datasheet TX Data FIFO TX Command 'A' TX Command 'B' 79-Byte Payload TX Command 'A' 15-Byte Payload TX Command 'A' 17-Byte Payload NOTE: Extra bytes betw een buff ers are not transmitted SMSC LAN9218I ...
Page 49
... Ethernet Controller 31 TX Command 'A' Buffer End Alignment = 0 Data Start Offset = 6 First Segment = 1 Last Segment = 1 Buffer Size =183 TX Command 'B' Packet Length = 183 SMSC LAN9218I Data Written to the 0 TX Command 'A' TX Command 'B' 6-Byte Data Start Offset 183-Byte Payload Data 3B End Padding Figure 3.14 TX Example 2 49 ...
Page 50
... TX_CFG to flush the remaining data in the TX data FIFO (note that TX_ON may be kept on while flushing the remaining TX data FIFO contents). Once the leftover data from the underrun frame is purged, the LAN9218I is ready to send new transmit packets advisable to clear the TDFU bit prior to transmitting any more data (assuming that SF=0) so that subsequent underruns can be detected, but this is not required by the hardware ...
Page 51
... LAN9218I must guarantee that it can transfer data in multiples of the Burst length regardless of the actual packet length. When configured to do so, the LAN9218I will add extra data at the end of the packet to allow the host to perform the necessary number of reads so that the Burst length is not cut short ...
Page 52
... Receive Data FIFO Fast Forward The RX data path implements an automatic data discard function. Using the RX data FIFO Fast Forward bit (RX_FFWD) in the RX_DP_CTRL register, the host can instruct the LAN9218I to skip the packet at the head of the RX data FIFO. The RX data FIFO pointers are automatically incremented to the beginning of the next RX packet ...
Page 53
... FIFOs. When activated, the read and write pointers for the RX data and status FIFOs will be returned to their reset state. To perform a receiver dump, the LAN9218I receiver must be halted. Once the receiver stop completion is confirmed, the RX_DUMP bit can be set in the RX_CFG register. The RX_DUMP bit is cleared when the dump is complete ...
Page 54
... Revision 1.5 (07-18-06) High-Performance Single-Chip 10/100 Ethernet Controller with HP Auto-MDIX & Industrial Temperature Support 31 Optional offset DWORD0 1st 2nd . . Optional offset DWORDn ofs + First Data DWORD . . . . Last Data DWORD Optional Pad DWORD0 . . Optional Pad DWORDn Figure 3.17 RX Packet Format DESCRIPTION 54 DATASHEET Datasheet 0 SMSC LAN9218I ...
Page 55
... If the Receiver Error (RXE) flag is asserted for any reason, the receiver will continue operation. RX Error (RXE) will be asserted under the following conditions: A host underrun of RX data FIFO A host underrun of the RX status FIFO An overrun of the RX status FIFO It is the duty of the host to identify and resolve any error conditions. SMSC LAN9218I DESCRIPTION 55 DATASHEET Revision 1.5 (07-18-06) ...
Page 56
... MII by 4 bits Encoder 125 Mbps Serial MLT-3 Tx MLT-3 MLT-3 Converter Driver MLT-3 CAT-5 MLT-3 Figure 4.1 100Base-TX Data Path Figure 4.1. Each major block is explained below. 56 DATASHEET Datasheet Scrambler 25MHz by 5 bits and PISO Magnetics Table 4.1. Each 4-bit data-nibble SMSC LAN9218I ...
Page 57
... INVALID, RX_ER if during RX_DV 00001 V INVALID, RX_ER if during RX_DV 00010 V INVALID, RX_ER if during RX_DV 00011 V INVALID, RX_ER if during RX_DV 00101 V INVALID, RX_ER if during RX_DV SMSC LAN9218I Table 4.1 4B/5B Code Table RECEIVER INTERPRETATION 0000 DATA 0001 0010 0011 0100 0101 0110 0111 1000 ...
Page 58
... The 100M PLL locks onto reference clock and generates the 125MHz clock used to drive the 125 MHz logic and the 100Base-Tx Transmitter. Revision 1.5 (07-18-06) High-Performance Single-Chip 10/100 Ethernet Controller with HP Auto-MDIX & Industrial Temperature Support Table 4.1 4B/5B Code Table (continued) RECEIVER INTERPRETATION 58 DATASHEET Datasheet TRANSMITTER INTERPRETATION INVALID INVALID INVALID SMSC LAN9218I ...
Page 59
... This clock is used to extract the serial data from the received signal. 4.3.3 NRZI and MLT-3 Decoding The DSP generates the MLT-3 recovered levels that are fed to the MLT-3 converter. The MLT-3 is then converted to an NRZI data stream. SMSC LAN9218I 100M PLL 25MHz 4B/5B ...
Page 60
... The 4-bit wide data is sent to the TX10M block. The nibbles are converted to a 10Mbps serial NRZI data stream. The 10M PLL locks onto the external clock or internal oscillator and produces a 20MHz Revision 1.5 (07-18-06) High-Performance Single-Chip 10/100 Ethernet Controller with HP Auto-MDIX & Industrial Temperature Support 60 DATASHEET Datasheet SMSC LAN9218I ...
Page 61
... Auto-negotiation is a mechanism for exchanging configuration information between two link-partners and automatically selecting the highest performance mode of operation supported by both sides. Auto-negotiation is fully defined in clause 28 of the IEEE 802.3 specification. SMSC LAN9218I 61 DATASHEET Revision 1.5 (07-18-06) ...
Page 62
... Any difference in the main content of the link code words at this time will cause auto-negotiation to re-start. Auto-negotiation will also re-start if not all of the required FLP bursts are received. Revision 1.5 (07-18-06) High-Performance Single-Chip 10/100 Ethernet Controller with HP Auto-MDIX & Industrial Temperature Support 62 DATASHEET Datasheet SMSC LAN9218I ...
Page 63
... Parallel Detection If the LAN9218I is connected to a device lacking the ability to auto-negotiate (i.e. no FLPs are detected able to determine the speed of the link based on either 100M MLT-3 symbols or 10M Normal Link Pulses. In this case the link is presumed to be half-duplex per the IEEE standard. This ability is known as “ ...
Page 64
... The Auto-MDIX function can be disabled through an internal register 27.15, or the external control pins AMDIX_EN. When disabled the TX and RX pins can be configured with the Channel Select (CH_SELECT) pin as desired. The figure below shows the signal names at the RJ-45 connector, The mapping of these signals to the pins on the LAN9218I is as follows: TXP = TPO+ TXN = TPO- RXP = TPI+ RXN = TPI- Figure 4 ...
Page 65
... High-Performance Single-Chip 10/100 Ethernet Controller with HP Auto-MDIX & Industrial Temperature Support Datasheet Chapter 5 Register Description The following section describes all LAN9218I registers and data ports. FCh B4h B0h ACh A8h A4h A0h 50h 4Ch 48h 44h 40h 3Ch 24h 20h 1Ch ...
Page 66
... LAN9218I registers accordingly. 5.2 RX and TX FIFO Ports The LAN9218I contains four host-accessible FIFOs: RX Status, RX Data, TX Status, and TX Data FIFOs. The sizes Data FIFOs and the RX Status FIFO are configurable through the CSRs. 5.2.1 RX FIFO Ports The RX Data Path contains two Read-Only FIFOs: RX Status and RX Data ...
Page 67
... ACh AFC_CFG B0h E2P_CMD B4h E2P_DATA B8h - FCh RESERVED SMSC LAN9218I Map", lists the registers that are directly addressable by the host Table 5.1 Direct Address Register Map CONTROL AND STATUS REGISTERS REGISTER NAME Chip ID and Revision. Main Interrupt Configuration Interrupt Status Interrupt Enable Register ...
Page 68
... Revision 1.5 (07-18-06) High-Performance Single-Chip 10/100 Ethernet Controller with HP Auto-MDIX & Industrial Temperature Support 50h Size: DESCRIPTION 54h Size: DESCRIPTION 68 DATASHEET Datasheet 32 bits TYPE DEFAULT RO 118Ah RO 0000h 32 bits TYPE DEFAULT R R R/W 0 NASR SMSC LAN9218I ...
Page 69
... IRQ Buffer Type (IRQ_TYPE) – When cleared, enables IRQ to function as an open-drain buffer for use in a Wired-Or Interrupt configuration. When set, the IRQ output is a Push-Pull driver. When configured as an open-drain output the IRQ_POL field is ignored, and the interrupt output is always active low. SMSC LAN9218I DESCRIPTION 69 DATASHEET TYPE ...
Page 70
... PME hardware signal. Notes: Detection of a Power Management Event, and assertion of the PME signal will not wakeup the LAN9218I. The LAN9218I will only wake up when it detects a host write cycle of any data to the BYTE_TEST register. ...
Page 71
... RX Status FIFO Full Interrupt (RSFF). Generated when the RX Status FIFO is full Status FIFO Level Interrupt (RSFL). Generated when the RX Status FIFO reaches the programmed level. 2-0 GPIO [2:0] (GPIOx_INT). Interrupts are generated from the GPIO’s. These interrupts are configured through the GPIO_CFG register. SMSC LAN9218I DESCRIPTION 71 DATASHEET TYPE DEFAULT RO - ...
Page 72
... RX Status FIFO Level Interrupt (RSFL_INT_EN) 2-0 GPIO [2:0] (GPIOx_INT_EN). Revision 1.5 (07-18-06) High-Performance Single-Chip 10/100 Ethernet Controller with HP Auto-MDIX & Industrial Temperature Support 5Ch Size: DESCRIPTION 72 DATASHEET Datasheet 32 bits TYPE DEFAULT R R/W 0 R R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 000 SMSC LAN9218I ...
Page 73
... RX Status Level. The value in this field sets the level, in number of DWORDs, at which the RX Status FIFO Level interrupt (RSFL) will be generated. When the RX Status FIFO used space is greater than this value an RX Status FIFO Level interrupt (RSFL) will be generated. SMSC LAN9218I 64h Size: DESCRIPTION ...
Page 74
... BITS 31:30 RX End Alignment. This field specifies the alignment that must be maintained on the last data transfer of a buffer. The LAN9218I will add extra DWORDs of data up to the alignment specified in the table below. The host is responsible for removing these extra DWORDs. This mechanism can be used to maintain cache line alignment on host processors ...
Page 75
... High-Performance Single-Chip 10/100 Ethernet Controller with HP Auto-MDIX & Industrial Temperature Support Datasheet 5.3.8 TX_CFG—Transmit Configuration Register Offset: This register controls the transmit functions on the LAN9218I Ethernet Controller. BITS 31-16 Reserved. 15 Force TX Status Discard (TXS_DUMP). This self-clearing bit clears the TX status FIFO of all pending status DWORD’s. When a ‘1’ is written, the TX status pointers are cleared to zero ...
Page 76
... TX_FIF_SIZ. See section Configurable FIFO Memory Allocationon page 78 15-14 Reserved Revision 1.5 (07-18-06) High-Performance Single-Chip 10/100 Ethernet Controller with HP Auto-MDIX & Industrial Temperature Support 74h Size: DESCRIPTION 5.3.9.1 Allowable settings for for more information. 76 DATASHEET Datasheet 32 bits TYPE DEFAULT AMDIX Strap Pin RO R/W 0 R SMSC LAN9218I ...
Page 77
... Reserved 2 32/16-bit Mode. When set, the LAN9218I is set for 32-bit operation. When clear configured for 16-bit operation. This field is the value of the D32/nD16 strap. 1 Soft Reset Time-out (SRST_TO software reset is attempted when the internal PHY is not in the operational state (RX_CLK and TX_CLK running), the reset will not complete and the soft reset operation will time-out and this bit will be set to a ‘ ...
Page 78
... DATASHEET Datasheet RX STATUS FIFO SIZE (BYTES) SIZE (BYTES) 13440 896 12480 832 11520 768 10560 704 9600 640 8640 576 7680 512 6720 448 5760 384 4800 320 3840 256 2880 192 1920 128 SMSC LAN9218I ...
Page 79
... Depending on the size of the frames to be transmitted, the MIL can hold up to two Ethernet frames. This is in addition to any TX data that may be queued in the TX data FIFO. Conversely, as data is received by the LAN9218I moved from the MAC to the RX MIL FIFO, and then into the RX data FIFO. When the RX data FIFO fills up, data will continue to collect in the RX MIL FIFO ...
Page 80
... RX_FIFO_INF—Receive FIFO Information Register Offset: This register contains the used space in the receive FIFOs of the LAN9218I Ethernet Controller. BITS 31-24 Reserved 23-16 RX Status FIFO Used Space (RXSUSED). Indicates the amount of space in DWORDs, used in the RX Status FIFO. 15-0 RX Data FIFO Used Space (RXDUSED).). Reads the amount of space in bytes, used in the RX data FIFO ...
Page 81
... Offset: This register controls the Power Management features. This register can be read while the LAN9218I power saving mode. Note: The LAN9218I must always be read at least once after power-up, reset, or upon return from a power-saving state or write operations will not function. BITS ...
Page 82
... Device Ready (READY). When set, this bit indicates that LAN9218I is ready to be accessed. This register can be read when LAN9218I is in any power management mode. Upon waking from any power management mode, including power-up, the host processor can interrogate this field as an indication when LAN9218I has stabilized and is fully alive ...
Page 83
... When cleared the GPIO is enabled as an input. GPIO0 – bit 8 GPIO1 – bit 9 GPIO2 – bit 10 7:5 Reserved 4:3 GPO Data 3-4 (GPODn). The value written is reflected on GPOn. GPO3 – bit 3 GPO4 – bit 4 SMSC LAN9218I 88h Size: DESCRIPTION for the EEPROM Enable bit function definitions. 83 DATASHEET 32 bits TYPE DEFAULT ...
Page 84
... High-Performance Single-Chip 10/100 Ethernet Controller with HP Auto-MDIX & Industrial Temperature Support DESCRIPTION Table 5.4 EEPROM Enable Bit Definitions EEDIO FUNCTION EEDIO GPO3 GPO3 TX_EN TX_EN TX_CLK 8Ch Size: DESCRIPTION 84 DATASHEET Datasheet TYPE DEFAULT R/W 000 EECLK FUNCTION EECLK GPO4 Reserved RX_DV Reserved GPO4 RX_DV RX_CLK 32 bits TYPE DEFAULT R/W FFFFh SMSC LAN9218I ...
Page 85
... This register controls how words from the host data bus are mapped to the CSRs and Data FIFOs inside the LAN9218I. The LAN9218I always sends data from the Transmit Data FIFO to the network so that the low order word is sent first, and always receives data from the network to the Receive Data FIFO so that the low order word is received first ...
Page 86
... An interrupt can be issued when this counter passes through its halfway point (7FFFFFFFh to 80000000h). Revision 1.5 (07-18-06) High-Performance Single-Chip 10/100 Ethernet Controller with HP Auto-MDIX & Industrial Temperature Support 9Ch Size: DESCRIPTION A0h Size: DESCRIPTION 86 DATASHEET Datasheet 32 bits TYPE DEFAULT bits TYPE DEFAULT RC 00000000h SMSC LAN9218I ...
Page 87
... MAC_CSR_DATA – MAC CSR Synchronizer Data Register Offset: This register is used in conjunction with the MAC_CSR_CMD register to perform read and write operations with the MAC CSR’s BITS 31-0 MAC CSR Data. Value read from or written to the MAC CSR’s. SMSC LAN9218I A4h Size: DESCRIPTION A8h Size: DESCRIPTION ...
Page 88
... AFC_CFG – Automatic Flow Control Configuration Register Offset: This register configures the mechanism that controls both the automatic, and software-initiated transmission of pause frames and back pressure. Note: The LAN9218I will not transmit pause frames or assert back pressure if the transmitter is disabled. BITS 31:24 ...
Page 89
... Datasheet BITS 0 Flow Control on Any Frame (FCANY). When this bit is set, the LAN9218I will assert back pressure, or transmit a pause frame when the AFC level is reached and any frame is received. Setting this bit enables full-duplex flow control when the LAN9218I is operating in full-duplex mode. ...
Page 90
... After the EEPROM controller has finished reading (or attempting to read) the MAC address from the EEPROM the EPC Busy bit is cleared. Revision 1.5 (07-18-06) High-Performance Single-Chip 10/100 Ethernet Controller with HP Auto-MDIX & Industrial Temperature Support B0h Size: DESCRIPTION 90 DATASHEET Datasheet 32 bits TYPE DEFAULT SC 0 SMSC LAN9218I ...
Page 91
... MAC address from the EEPROM value of 0xA5 is not found in the first address of the EEPROM, the EEPROM is assumed to be un- programmed and MAC Address Reload operation will fail. The “MAC Address Loaded” bit indicates a successful load of the MAC address. 27-10 Reserved. SMSC LAN9218I DESCRIPTION [28] OPERATION 0 0 ...
Page 92
... EEPROM Data. Value read from or written to the EEPROM. Revision 1.5 (07-18-06) High-Performance Single-Chip 10/100 Ethernet Controller with HP Auto-MDIX & Industrial Temperature Support DESCRIPTION When set, this bit indicates that a valid EEPROM B4h Size: DESCRIPTION 92 DATASHEET Datasheet TYPE DEFAULT R/ R/W 00h 32 bits TYPE DEFAULT RO - R/W 00h SMSC LAN9218I ...
Page 93
... FLOW 9 VLAN1 A VLAN2 B WUFF C WUCSR SMSC LAN9218I Map", shown below, lists the MAC registers that are Table 5.6 MAC CSR Register Map REGISTER NAME MAC Control Register MAC Address High MAC Address Low Multicast Hash Table High Multicast Hash Table Low MII Access ...
Page 94
... Hash Only Filtering mode (HO). When set, the address check Function operates in the Imperfect Address Filtering mode both for physical and multicast addresses 14 Reserved Revision 1.5 (07-18-06) High-Performance Single-Chip 10/100 Ethernet Controller with HP Auto-MDIX & Industrial Temperature Support 1 Attribute: 00040000h Size: DESCRIPTION 94 DATASHEET Datasheet R/W 32 bits SMSC LAN9218I ...
Page 95
... Datasheet BITS 13 Hash/Perfect Filtering Mode (HPFILT). When reset (0), the LAN9218I will implement a perfect address filter on incoming frames according the address specified in the MAC address register. When set (1), the address check Function does imperfect address filtering of multicast incoming frames according to the hash table specified in the multicast hash table register. ...
Page 96
... Reserved 15-0 Physical Address [47:32]. This field contains the upper 16-bits (47:32) of the Physical Address of the LAN9218I device. The content of this field is undefined until loaded from the EEPROM at power- on. The host can update the contents of this field after the initialization process has completed. Revision 1.5 (07-18-06) High-Performance Single-Chip 10/100 Ethernet Controller with HP Auto-MDIX & ...
Page 97
... BITS 31-0 Physical Address [31:0]. This field contains the lower 32 bits (31:0) of the Physical Address of the LAN9218I device. The content of this field is undefined until loaded from the EEPROM at power-on. The host can update the contents of this field after the initialization process has completed. Table 5.7 below illustrates the byte ordering of the ADDRL and ADDRH registers with respect to the reception of the Ethernet physical address ...
Page 98
... Hash Table High Register" BITS 31-0 Lower 32 bits of the 64-bit Hash Table Revision 1.5 (07-18-06) High-Performance Single-Chip 10/100 Ethernet Controller with HP Auto-MDIX & Industrial Temperature Support 4 Attribute: 00000000h Size: DESCRIPTION 5 Attribute: 00000000h Size: for further details. DESCRIPTION 98 DATASHEET Datasheet R/W 32 bits R/W 32 bits Table 5.4.4, SMSC LAN9218I ...
Page 99
... MII Busy (MIIBZY): This bit must be polled to determine when the MII register access is complete. This bit must read a logical 0 before writing to this register and MII data register. The LAN driver software must set (1) this bit in order for the LAN9218I to read or write any of the MII PHY registers. ...
Page 100
... Enable (FCEN) bit enables the receive portion of the Flow Control block. This register is used in conjunction with the AFC_CFG register in the Slave CSRs to configure flow control. Software flow control is initiated using the AFC_CFG register. Note: The LAN9218I will not transmit pause frames or assert back pressure if the transmitter is disabled. BITS 31-16 Pause Time (FCPT) ...
Page 101
... VLAN2 Tag Identifier (VTI2). This contains the VLAN Tag field to identify the VLAN2 frames. This field is compared with the 13th and 14th bytes of the incoming frames for VLAN2 frame detection.If used, this register must be set to 0x8100. SMSC LAN9218I 9 Attribute: 00000000h Size: ...
Page 102
... Magic Packet Enable (MPEN). When set, Magic Packet Wake-up mode is enabled. 0 Reserved Revision 1.5 (07-18-06) High-Performance Single-Chip 10/100 Ethernet Controller with HP Auto-MDIX & Industrial Temperature Support B Attribute: 00000000h Size: DESCRIPTION C Attribute: 00000000h Size: DESCRIPTION 102 DATASHEET Datasheet WO 32 bits R/W 32 bits SMSC LAN9218I ...
Page 103
... MII_ACC and MII_DATA registers. An index must be used to access individual PHY registers. PHY Register Indexes are shown in Note: The NASR (Not Affected by Software Reset) designation is only applicable when bit 15 of the PHY Basic Control Register (Reset) is set. Table 5.8 LAN9218I PHY Control and Status Register PHY CONTROL AND STATUS REGISTERS INDEX REGISTER NAME ...
Page 104
... This default value of this bit is determined by Pin 74 "SPEED_SEL". Please refer to the pin description section for more details Revision 1.5 (07-18-06) High-Performance Single-Chip 10/100 Ethernet Controller with HP Auto-MDIX & Industrial Temperature Support 0 Size: DESCRIPTION 104 DATASHEET Datasheet 16-bits TYPE DEFAULT RW/ See Note 5.1 RW See Note 5 RW/ SMSC LAN9218I ...
Page 105
... Extended Capabilities supports extended capabilities registers 0 = does not support extended capabilities registers. 5.5.3 PHY Identifier 1 Index (In Decimal): BITS 15-0 PHY ID Number. Assigned to the 3rd through 18th bits of the Organizationally Unique Identifier (OUI), respectively. SMSC LAN9218I 1 Size: DESCRIPTION 2 Size: DESCRIPTION 105 DATASHEET 16-bits TYPE ...
Page 106
... Selector Field. [00001] = IEEE 802.3 Revision 1.5 (07-18-06) High-Performance Single-Chip 10/100 Ethernet Controller with HP Auto-MDIX & Industrial Temperature Support 3 Size: DESCRIPTION 4 Size: DESCRIPTION 106 DATASHEET Datasheet 16-bits TYPE DEFAULT RO 0xC0C3h RO RO 16-bits TYPE DEFAULT R/W 0 R R/W See Note 5.2 R/W 1 R/W See Note 5.2 R/W See Note 5.2 R/W 00001 SMSC LAN9218I ...
Page 107
... Full Duplex with full duplex full duplex ability 7 100Base-TX able ability 6 10Base-T Full Duplex 10Mbps with full duplex 10Mbps with full duplex ability 5 10Base- 10Mbps able 10Mbps ability 4:0 Selector Field. [00001] = IEEE 802.3 SMSC LAN9218I 5 Size: DESCRIPTION 107 DATASHEET 16-bits TYPE DEFAULT ...
Page 108
... Reserved. Write as “0”. Ignore on read. Revision 1.5 (07-18-06) High-Performance Single-Chip 10/100 Ethernet Controller with HP Auto-MDIX & Industrial Temperature Support 6 Size: DESCRIPTION 17 Size: DESCRIPTION 108 DATASHEET Datasheet 16-bits TYPE DEFAULT RO 0 RO/ RO/ 16-bits TYPE DEFAULT SMSC LAN9218I ...
Page 109
... Half Duplex is advertised. Auto- negotiation enabled. CRS is active during Transmit & Receive. 101 Repeater mode. Auto-negotiation enabled. 100Base-TX Half Duplex is advertised. CRS is active during Receive. 110 Reserved - Do not set the LAN9218I in this mode. 111 All capable. Auto-negotiation enabled. SMSC LAN9218I 18 Size: DESCRIPTION Table 5.9 for more details ...
Page 110
... Reversed polarity 3:0 Reserved: Read only - Writing to these bits have no effect. Revision 1.5 (07-18-06) High-Performance Single-Chip 10/100 Ethernet Controller with HP Auto-MDIX & Industrial Temperature Support 27 Size: DESCRIPTION 110 DATASHEET Datasheet 16-bits MODE DEFAULT RW, 0 NASR 1011b SMSC LAN9218I ...
Page 111
... INT2. 1= Parallel Detection Fault, 0= not source of interrupt 1 INT1. 1= Auto-Negotiation Page Received, 0= not source of interrupt 0 Reserved. 5.5.12 Interrupt Mask Index (In Decimal): BITS 15-8 Reserved. Write as 0; ignore on read. 7-0 Mask Bits interrupt source is enabled 0 = interrupt source is masked SMSC LAN9218I 29 Size: DESCRIPTION 30 Size: DESCRIPTION 111 DATASHEET 16-bits TYPE DEFAULT RO/LH ...
Page 112
... Reserved. Write as 0; ignore on Read Note 5.3 See Table 2.2, “Default Ethernet Settings,” on page Revision 1.5 (07-18-06) High-Performance Single-Chip 10/100 Ethernet Controller with HP Auto-MDIX & Industrial Temperature Support 31 Size: DESCRIPTION 112 DATASHEET Datasheet 16-bits TYPE DEFAULT RO 000b 0000010b RO See Note 5.3 RO 00b 15, for default settings. SMSC LAN9218I ...
Page 113
... In order to prevent the host from reading stale data after a write operation, minimum wait periods must be enforced. These periods are specified in processor is required to wait the specified period of time after any write to the LAN9218I before reading the resource specified in the table. These wait periods are for read operations that immediately follow any write cycle ...
Page 114
... MINIMUM WAIT TIME FOR READ FOLLOWING ANY WRITE CYCLE (IN NS 135 315 45 45 135 45 180 114 DATASHEET Datasheet NUMBER OF BYTE_TEST READS (ASSUMING T OF 45NS) CYCLE SMSC LAN9218I ...
Page 115
... There are also restrictions on specific back-to-back read operations. These restrictions concern reading specific registers after reading resources that have side effects. In many cases there is a delay between reading the LAN9218I, and the subsequent indication of the expected change in the control register values. ...
Page 116
... They may be asserted and deasserted in any order. Revision 1.5 (07-18-06) High-Performance Single-Chip 10/100 Ethernet Controller with HP Auto-MDIX & Industrial Temperature Support Figure 6.1 PIO Read Cycle Timing Table 6.3 PIO Read Timing 116 DATASHEET Datasheet MIN TYP MAX UNITS SMSC LAN9218I ...
Page 117
... Note: A PIO Burst Read cycle begins when both nCS and nRD are asserted. The cycle ends when either or both nCS and nRD are deasserted. They may be asserted and deasserted in any order. SMSC LAN9218I Figure 6.2 PIO Burst Read Cycle Timing Table 6.4 PIO Burst Read Timing ...
Page 118
... RX Data FIFO Direct PIO Reads In this mode the upper address inputs are not decoded, and any read of the LAN9218I will read the RX Data FIFO. This mode is enabled when FIFO_SEL is driven high during a read access. This is normally accomplished by connecting the FIFO_SEL signal to high-order address line. This mode is useful when the host processor must increment its address when accessing the LAN9218I ...
Page 119
... RX Data FIFO Direct PIO Burst Reads In this mode the upper address inputs are not decoded, and any burst read of the LAN9218I will read the RX Data FIFO. This mode is enabled when FIFO_SEL is driven high during a read access. This is normally accomplished by connecting the FIFO_SEL signal to a high-order address line. This mode is useful when the host processor must increment its address when accessing the LAN9218I ...
Page 120
... PIO Writes PIO writes are used for all LAN9218I write cycles. PIO writes can be performed using Chip Select (nCS) or Write Enable (nWR). Either or both of these control signals must go high between cycles for the period specified. PIO Writes are valid for 16- and 32-bit access. Timing for 16-bit and 32-bit PIO write cycles are identical with the exception that D[31:16] are ignored during a 16-bit write ...
Page 121
... Data Hold Time dh Note: A PIO Write cycle begins when both nCS and nWR are asserted. The cycle ends when either or both nCS and nWR are deasserted. They may be asserted and deasserted in any order. SMSC LAN9218I Table 6.7 PIO Write Cycle Timing 121 DATASHEET ...
Page 122
... TX Data FIFO Direct PIO Writes In this mode the upper address inputs are not decoded, and any write to the LAN9218I will write the TX Data FIFO. This mode is enabled when FIFO_SEL is driven high during a write access. This is normally accomplished by connecting the FIFO_SEL signal to a high-order address line. This mode is useful when the host processor must increment its address when accessing the LAN9218I ...
Page 123
... Configuration signals Output drive PARAMETER DESCRIPTION T6.1 Reset Pulse Width T6.2 Configuration input setup to nRST rising T6.3 Configuration input hold after nRST rising T6.4 Output Drive after nRST rising SMSC LAN9218I T6.1 T6.2 T6.3 T6.4 Table 6.9 Reset Timing MIN TYP MAX 200 200 10 16 123 DATASHEET UNITS NOTES ...
Page 124
... EEPROM Timing The following specifies the EEPROM timing requirements for the LAN9218I SYMBOL DESCRIPTION t EECLK Cycle time CKCYC t EECLK High time CKH t EECLK Low time CKL t EECS high before rising edge of EECLK CSHCKH t EECLK falling edge to EECS low CKLCSL t EEDIO valid before rising edge of EECLK ...
Page 125
... AC power line may appear on the DC output. If this possibility exists suggested that a clamp circuit be used. 7.2 Power Consumption (Device Only) This section provides typical power consumption values for the LAN9218I in various modes of operation. All of these values are preliminary. These measurements were taken under the following conditions: Temperature: ................................................................................................................................... +25°C Device VDD: ...
Page 126
... Power Consumption (Device and System Components) This section provides typical power consumption values for a complete Ethernet interface based on the LAN9218I, including the power dissipated by the magnetics and other passive components. All of these values are preliminary. Please refer to AN 12.5x, entitled "Designing with the LAN9218 Family - Getting Started", that can be found on SMSC’ ...
Page 127
... DC Electrical Specifications Table 7.3 below lists the worst case current consumption for each of the supplies of the LAN9218I. These figures are provided to assist system designers properly design the power supply; they cannot be used to determine typical power consumption of the device. All of these values are preliminary. ...
Page 128
... PPL 102 SS T 3 0.5 RFS 1.4 128 DATASHEET Datasheet UNITS NOTES 8mA -8mA 8mA 8mA -8mA UNITS NOTES mVpk Note 7.3 mVpk Note 7.3 % Note 7.3 nS Note 7.3 nS Note 7.3 % Note 7 Note 7.5 SMSC LAN9218I ...
Page 129
... Measured at the line side of the transformer, line replaced by 100Ω (+/- 1%) resistor. 7.5 Clock Circuit The LAN9218I can accept either a 25MHz crystal (preferred MHz clock oscillator (±50 PPM) input. The LAN9218I shares the 25MHz clock oscillator input (CLKIN) with the crystal input XTAL1/CLKIN (pin 6). ...
Page 130
... Overall Package Height 0.15 1.45 16.20 14.10 16.20 14.10 0.20 Lead Frame Thickness 0.75 Lead Foot Length ~ o 7 0.27 ~ Lead Shoulder Radius 0.20 Lead Foot Radius 0.08 130 DATASHEET Datasheet REMARKS Standoff Body Thickness X Span X body Size Y Span Y body Size Lead Length Lead Pitch Lead Foot Angle Lead Width Coplanarity SMSC LAN9218I ...