LAN9218I-MT-E2 SMSC [SMSC Corporation], LAN9218I-MT-E2 Datasheet - Page 113

• Manufacturer Part Number: LAN9218I-MT-E2
• Description: High-Performance Single-Chip 10/100 Ethernet Controller with HP Auto-MDIX & Industrial Temperature Support
• Manufacturer: SMSC [SMSC Corporation]

High-Performance Single-Chip 10/100 Ethernet Controller with HP Auto-MDIX & Industrial Temperature Support
Datasheet
Chapter 6 Timing Diagrams
SMSC LAN9218I
6.1
6.1.1
REGISTER NAME
BYTE_TEST
IRQ_CFG
FIFO_INT
INT_STS
ID_REV
INT_EN
Read Cycles:
Write Cycles:
The LAN9218I supports the following host cycles:
Special Restrictions on Back-to-Back Write/Read Cycles
It is important to note that there are specific restrictions on the timing of back-to-back write-read
operations. These restrictions concern reading the control registers after any write cycle to the
LAN9218I device. In many cases there is a required minimum delay between writing to the LAN9218I,
and the subsequent side effect (change in the control register value). For example, when writing to the
TX Data FIFO, it takes up to 135ns for the level indication to change in the TX_FIFO_INF register.
In order to prevent the host from reading stale data after a write operation, minimum wait periods must
be enforced. These periods are specified in
processor is required to wait the specified period of time after any write to the LAN9218I before reading
the resource specified in the table. These wait periods are for read operations that immediately follow
any write cycle. Note that the required wait period is dependant upon the register being read after the
write.
Performing "dummy" reads of the BYTE_TEST register is a convenient way to guarantee that the
minimum write-to-read timing restriction is met.
are required before reading the register indicated. The number of BYTE_TEST reads in this table is
based on the minimum timing for Tcycle (45ns). For microprocessors with slower busses the number
of reads may be reduced as long as the total time is equal to, or greater than the time specified in the
table. Note that dummy reads of the BYTE_TEST register are not required as long as the minimum
time period is met.
Host Interface Timing
PIO Reads (nCS or nRD controlled)
PIO Burst Reads (nCS or nRD controlled)
RX Data FIFO Direct PIO Reads (nCS or nRD controlled)
RX Data FIFO Direct PIO Burst Reads (nCS or nRD controlled)
PIO writes (nCS and nWR controlled)
TX Data FIFO direct PIO writes (nCS or nWR controlled)
Table 6.1 Read After Write Timing Rules
FOLLOWING ANY WRITE CYCLE
MINIMUM WAIT TIME FOR READ
DATASHEET
(IN NS)
135
90
45
45
0
0
113
Table 6.1, "Read After Write Timing
Table 6.1
also shows the number of dummy reads that
(ASSUMING T
NUMBER OF BYTE_TEST
READS
Revision 1.5 (07-18-06)
CYCLE
0
3
2
1
0
1
Rules". The host
OF 45NS)