FDC37B787QF SMSC [SMSC Corporation], FDC37B787QF Datasheet - Page 156
FDC37B787QF
Manufacturer Part Number
FDC37B787QF
Description
Super I/O Controller with ACPI Support, Real Time Clock and Consumer IR
Manufacturer
SMSC [SMSC Corporation]
Datasheet
1.FDC37B787QF.pdf
(249 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
- Current page: 156 of 249
- Download datasheet (881Kb)
4-6
7
Note 1: This bit is set by hardware and can only be cleared by software writing a one to this bit position
and by Vbat POR. Writing a 0 has no effect.
Note 2: In the present implementation of Button_In, pressing the button will always wake the machine
(i.e., activate nPowerOn).
Power Management 1 Enable Register 1 (PM1_EN 1)
Register Location: <PM1_BLK>+2 System I/O Space
Default Value: 00h on Vbat POR
Attribute: Read/Write (Note 0)
Size: 8-bits
Power Management 1 Enable Register 2 (PM1_EN 2)
Register Location: <PM1_BLK>+3 System I/O Space
Default Value: 00h on Vbat POR
Attribute: Read/Write (Note 0)
Size: 8-bits
0
1
2
3-7
Power Management 1 Control Register 1 (PM1_CNTRL 1)
Register Location: <PM1_BLK>+4 System I/O Space
Default Value: 00h on Vbat POR
Attribute: Read/Write (Note 0)
Size: 8-bits
0-7
BIT
BIT
BIT
BIT
0
Reserved
WAK_STS
Reserved
PWRBTN_EN
Reserved
RTC_EN
Reserved
SCI_EN
NAME
NAME
NAME
NAME
When this bit is set, then the SCI enabled power management events will
This bit is used to enable the assertion of the Button_In to generate an
SCI event. The PWRBTN_STS bit is set anytime the Button_In signal is
asserted. The enable bit does not have to be set to enable the setting of
the PWRBTN_STS bit by the assertion of the Button_In signal.
Reserved.
This bit is used to enable the setting of the RTC_STS bit to generate an
SCI. The RTC_STS bit is set anytime the RTC generates an alarm.
Reserved. These bits always return a value of zero.
Reserved. These bits always return a value of zero.
(Note 1)
Reserved. These bits always return a value of zero.
This bit is set when the system is in the sleeping state and an
enabled wakeup event occurs. This bit is set on the high-to-low
transition of nPowerOn, if the WAK_CTRL bit in the sleep / wake
configuration register (0xF0 in Logical Device A) is cleared. If the
WAK_CTRL bit is set, then any enabled wakeup event will also set
the WAK_STS bit in addition to the high-to-low transition of
nPowerOn. It is cleared by writing a 1 to its bit location when
nPowerOn is active (low). Upon setting this bit, the system will
transition to the working state. (Note 1)
DESCRIPTION
158
DESCRIPTION
DESCRIPTION
DESCRIPTION
Related parts for FDC37B787QF
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
FAST ETHERNET PHYSICAL LAYER DEVICE
Manufacturer:
SMSC Corporation
Datasheet:
Part Number:
Description:
357-036-542-201 CARDEDGE 36POS DL .156 BLK LOPRO
Manufacturer:
SMSC Corporation
Datasheet:
Part Number:
Description:
357-036-542-201 CARDEDGE 36POS DL .156 BLK LOPRO
Manufacturer:
SMSC Corporation
Datasheet:
Part Number:
Description:
357-036-542-201 CARDEDGE 36POS DL .156 BLK LOPRO
Manufacturer:
SMSC Corporation
Datasheet:
Part Number:
Description:
4-PORT USB2.0 HUB CONTROLLER
Manufacturer:
SMSC Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
SMSC Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
SMSC Corporation
Datasheet:
Part Number:
Description:
FDC37C672ENHANCED SUPER I/O CONTROLLER WITH FAST IR
Manufacturer:
SMSC Corporation
Datasheet:
Part Number:
Description:
COM90C66LJPARCNET Controller/Transceiver with AT Interface and On-Chip RAM
Manufacturer:
SMSC Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
SMSC Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
SMSC Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
SMSC Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
SMSC Corporation
Datasheet: