MC68HC912DG128A MOTOROLA [Motorola, Inc], MC68HC912DG128A Datasheet - Page 217

• Manufacturer Part Number: MC68HC912DG128A
• Description: microcontroller unit 16BIT DEVICE
• Manufacturer: MOTOROLA [Motorola, Inc]

DDRT — Data Direction Register for Timer Port
31-ect
MOTOROLA
RESET:
DDT7
BIT 7
NOTE:
0
DDT6
6
0
Write: data stored in an internal latch (drives pins only if configured for
output)
Since the Output Compare 7 shares the pin with Pulse Accumulator
input, the only way for Pulse accumulator to receive an independent
input from Output Compare 7 is setting both OM7 & OL7 to be zero, and
also OC7M7 in OC7M register to be zero.
OC7 is still able to reset the counter if enabled while PT7 is used as input
to Pulse Accumulator.
PORTT can be read anytime. When configured as an input, a read will
return the pin level. When configured as an output, a read will return the
latched output data.
Writes do not change pin state when the pin is configured for timer
output. The minimum pulse width for pulse accumulator input should
always be greater than the width of two module clocks due to input
synchronizer circuitry. The minimum pulse width for the input capture
should always be greater than the width of two module clocks due to
input synchronizer circuitry.
Read or write any time.
The timer forces the I/O state to be an output for each timer port line
associated with an enabled output compare. In these cases the data
direction bits will not be changed, but have no effect on the direction
of these pins. The DDRT will revert to controlling the I/O direction of
a pin when the associated timer output compare is disabled. Input
captures do not override the DDRT settings.
0 = Configures the corresponding I/O pin for input only
1 = Configures the corresponding I/O pin for output.
DDT5
5
0
Enhanced Capture Timer
DDT4
4
0
DDT3
3
0
DDT2
2
0
DDT1
MC68HC912DT128A Rev 2.0
1
0
Timer Register Descriptions
Enhanced Capture Timer
DDT0
BIT 0
0
$00AF
217