ISD5116 WINBOND [Winbond], ISD5116 Datasheet - Page 31

no-image

ISD5116

Manufacturer Part Number
ISD5116
Description
Single-Chip Voice Record/Playback Device Up to 16-Minute Duration with Digital Storage Capability
Manufacturer
WINBOND [Winbond]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ISD5116E
Manufacturer:
TI
Quantity:
7 192
Part Number:
ISD5116EY
Manufacturer:
IDT
Quantity:
287
Part Number:
ISD5116P
Manufacturer:
NUVOTON
Quantity:
2 000
Part Number:
ISD5116PY
Manufacturer:
Intersil
Quantity:
360
Part Number:
ISD5116S
Manufacturer:
ROHM
Quantity:
6 225
Part Number:
ISD5116SY
Manufacturer:
ISD
Quantity:
20 000
Part Number:
ISD5116X
Manufacturer:
WINBOND/华邦
Quantity:
20 000
3. Erase digital data
1. Host executes I
2. Send Slave Address with R/W bit = “0” (Write)
3. Slave responds back with an ACK
4. Wait for SCL to go HIGH
5. Host sends a byte to Slave - (Command Byte = D1)
6. Slave responds with an ACK
7. Wait for SCL to go HIGH
8. Host sends a byte to Slave - (High Address Byte)
9. Slave responds with an ACK.
10. Wait for SCL to go HIGH
11. Host sends a byte to Slave - (Low Address Byte)
12. Slave responds with an ACK
13. Wait for SCL to go HIGH
14. Host executes I
15. Host counts RAC cycles to track where the chip is in the erase operation.
16. Host determines erase of final row has begun
17. Host executes I
18. Send Slave Address with R/W bit = “0” (Write)
19. Slave responds back with an ACK
20. Wait for SCL to go HIGH
21. Host sends a byte to Slave - (Command Byte = 80)
22. Slave responds back with an ACK
23. Wait for SCL to go HIGH
24. Host executes I
Notes
S
1. Erase operations must be addressed on a Row boundary. The 5 LSB bits of the Low
2. I2C bus is released while erase proceeds. Other devices may use the bus until it is
3. Host processor must count RAC cycles to determine where the chip is in the erase
4. When the erase of the last desired row begins, the following STOP command
SLAVE ADDRESS
Address Byte will be ignored.
time to execute the STOP command that causes the end of the Erase operation.
process, one row per RAC cycle. RAC pulses LOW for 0.25 microsecond at the end
of each erased row. The erase of the "next" row begins with the rising edge of RAC.
See the
(Command Byte = 80 hex) must be issued. This command must be completely given,
including receiving the ACK from the Slave before the RAC pin goes HIGH .25
microseconds before the end of the row.
"N" RAC cycles
Note 3.
Digital Erase RAC timing diagram
2
2
2
2
C START
C STOP
C START
C STOP
Command Byte
W
Last erased row
Note 4.
A
D1h
A
High Addr. Byte
S
DATA
SLAVE ADDRESS
on page 32.
A
Erase starts on falling
DATA
Low Addr. Byte
edge of Slave
acknowledge
Command Byte
W
A
P
A
Note 2
80h
A
P
Page 30

Related parts for ISD5116