74ACT377 ONSEMI [ON Semiconductor], 74ACT377 Datasheet

no-image

74ACT377

Manufacturer Part Number
74ACT377
Description
Octal D Flip−Flop with Clock Enable
Manufacturer
ONSEMI [ON Semiconductor]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
74ACT377
Manufacturer:
FAIRCHILD/仙童
Quantity:
20 000
Part Number:
74ACT377PC
Manufacturer:
FAIRCHILD/仙童
Quantity:
20 000
MC74AC377, MC74ACT377
Octal D Flip−Flop with
Clock Enable
flip-flops with individual D inputs and Q outputs. The common
buffered Clock (CP) input loads all flip-flops simultaneously, when
the Clock Enable (CE) is LOW. The register is fully edge-triggered.
The state of each D input, one setup time before the LOW-to-HIGH
clock transition, is transferred to the corresponding flip-flop’s Q
output. The CE input must be stable only one setup time prior to the
LOW-to-HIGH clock transition for predictable operation.
Features
PIN NAMES
© Semiconductor Components Industries, LLC, 2006
December, 2006 − Rev. 9
D
CE
Q
CP
The MC74AC377/74ACT377 has eight edge-triggered, D-type
V
Ideal for Addressable Register Applications
Clock Enable for Address and Data Synchronization Applications
Eight Edge-Triggered D Flip-Flops
Buffered Common Clock
Outputs Source/Sink 24 mA
See MC74AC273 for Master Reset Version
See MC74AC373 for Transparent Latch Version
See MC74AC374 for 3-State Version
ACT377 Has TTL Compatible Inputs
MSL = 1 for all Surface Mount
Chip Complexity: 292 FETs or 73 Gates
Pb−Free Packages are Available
0
0
CE
20
1
Figure 1. Pinout: 20−Lead Packages Conductors
−D
−Q
CC
PIN
7
7
O
19
O
2
7
0
D
D
18
3
7
0
Data Inputs
Clock Enable (Active LOW)
Data Outputs
Clock Pulse Input
D
D
17
4
6
1
FUNCTION
(Top View)
O
O
16
5
6
1
O
O
15
6
5
2
D
D
14
7
5
2
D
13
D
8
4
3
O
12
O
9
4
3
GND
CP
11
10
1
See detailed ordering and shipping information in the package
dimensions section on page 7 of this data sheet.
See general marking information in the device marking
section on page 7 of this data sheet.
1
DEVICE MARKING INFORMATION
CP
CE
O
D
ORDERING INFORMATION
Figure 2. Logic Symbol
0
0
1
1
1
D
O
http://onsemi.com
1
1
D
O
2
2
O
D
3
3
Publication Order Number:
D
O
4
4
D
O
5
5
DW SUFFIX
CASE 751D
CASE 948E
SOEIAJ−20
DT SUFFIX
SOIC−20W
TSSOP−20
CASE 738
N SUFFIX
M SUFFIX
CASE 967
PDIP−20
MC74AC377/D
O
D
6
6
D
O
7
7

Related parts for 74ACT377

74ACT377 Summary of contents

Page 1

... MC74AC377, MC74ACT377 Octal D Flip−Flop with Clock Enable The MC74AC377/74ACT377 has eight edge-triggered, D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) input loads all flip-flops simultaneously, when the Clock Enable (CE) is LOW. The register is fully edge-triggered. The state of each D input, one setup time before the LOW-to-HIGH clock transition, is transferred to the corresponding flip-flop’ ...

Page 2

... X = Immaterial = LOW-to-HIGH Clock Transition Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays. MC74AC377, MC74ACT377 Inputs ...

Page 3

... Data Sheets for devices that differ from the typical input rise and fall times from 0 2.0 V; see individual Data Sheets for devices that differ from the typical input rise and fall times. in MC74AC377, MC74ACT377 Parameter Human Body Model (Note 1) Machine Model (Note 2) Charged Device Model (Note 5.5 V ...

Page 4

... Setup Time, HIGH or LOW s t Hold Time, HIGH or LOW h t Setup Time, HIGH or LOW s t Hold Time, HIGH or LOW Pulse Width w * Voltage Range 3 3.3 V ±0.3 V; Voltage Range 5 5.0 V ±0.5 V. MC74AC377, MC74ACT377 +25° −40°C to +85°C CC (V) Typ Guaranteed Limits 3.0 1.50 2.10 2 ...

Page 5

... Hold Time, HIGH or LOW h t Setup Time, HIGH or LOW s t Hold Time, HIGH or LOW Pulse Width HIGH or LOW w *Voltage Range 5 5.0 V ±0.5 V. CAPACITANCE Symbol Parameter C Input Capacitance IN C Power Dissipation Capacitance PD MC74AC377, MC74ACT377 +255C V A −405C to +855C CC (V) Typ Guaranteed Limits 4.5 1.5 2.0 2.0 5.5 1.5 2.0 2.0 4.5 1.5 0.8 ...

Page 6

... CLOCK t w 1/f max t t PLH PHL Q 50% Figure 4. DATA CLOCK DEVICE UNDER TEST *Includes all probe and jig capacitance MC74AC377, MC74ACT377 SWITCHING WAVEFORMS GND CLOCK VALID 50 50% Figure 6. 450 W OUTPUT Figure 7. Test Circuit http://onsemi.com ...

Page 7

... Specifications Brochure, BRD8011/D. *These packages are inherently Pb−Free. PDIP− MC74ACT377N AWLYYWWG MC74AC377N AWLYYWWG 1 1 MC74AC377, MC74ACT377 Package PDIP−20 PDIP−20 (Pb−Free) PDIP−20 PDIP−20 (Pb−Free) SOIC−20 SOIC−20 (Pb−Free) SOIC−20 SOIC−20 (Pb−Free) SOIC−20 SOIC− ...

Page 8

... PLANE 0.25 (0.010 20X 0. 18X A1 MC74AC377, MC74ACT377 PACKAGE DIMENSIONS PDIP−20 N SUFFIX PLASTIC DIP PACKAGE CASE 738−03 ISSUE 0.25 (0.010 SOIC−20W DW SUFFIX CASE 751D−05 ...

Page 9

... G D 0.100 (0.004) −T− SEATING PLANE 16X 0.36 *For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D. MC74AC377, MC74ACT377 PACKAGE DIMENSIONS TSSOP−20 DT SUFFIX CASE 948E−02 ISSUE ...

Page 10

... Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303−675−2175 or 800−344−3860 Toll Free USA/Canada Fax: 303−675−2176 or 800−344−3867 Toll Free USA/Canada Email: orderlit@onsemi.com MC74AC377, MC74ACT377 PACKAGE DIMENSIONS SOEIAJ−20 M SUFFIX CASE 967−01 ...

Related keywords