M58BW16FB4T3 STMICROELECTRONICS [STMicroelectronics], M58BW16FB4T3 Datasheet - Page 41

• Manufacturer Part Number: M58BW16FB4T3
• Description: 16 or 32 Mbit (x32, Boot Block, Burst) 3.3V supply Flash memories
• Manufacturer: STMICROELECTRONICS [STMicroelectronics]

M58BW16F, M58BW32F
5.3
5.4
5.4.1
Erase Status (Bit 5)
The Erase Status bit can be used to identify if the memory has failed to verify that the block
has erased correctly. The Erase Status bit should be read once the Program/Erase
Controller Status bit is High (Program/Erase Controller inactive).
When the Erase Status bit is set to ‘0’, the memory has successfully verified that the block
has erased correctly. When the Erase Status bit is set to ‘1’, the Program/Erase Controller
has applied the maximum number of pulses to the block and still failed to verify that the
block has erased correctly.
Once set to ‘1’, the Erase Status bit can only be reset to ‘0’ by a Clear Status Register
command or a hardware reset. If set to ‘1’ it should be reset before a new Program or Erase
command is issued, otherwise the new command will appear to fail.
Program/ Write to Buffer and Program Status (Bit 4)
The Program/Write to Buffer and Program Status bit is used to identify a Program failure or
a Write to Buffer and Program failure. Bit4 should be read once the Program/Erase
Controller Status bit is High (Program/Erase Controller inactive).
When bit 4 is set to ‘0’ the memory has successfully verified that the device has
programmed correctly. When bit 4 is set to ‘1’ the device has failed to verify that the data has
been programmed correctly.
Once set to 1’, the Program Status bit can only be reset to ‘0’ by a Clear Status Register
command or a hardware reset. If set to ‘1’ it should be reset before a new Program or Erase
command is issued, otherwise the new command will appear to fail.
PEN Status (Bit 3)
The PEN Status bit can be used to identify if a program or erase operation has been
attempted when PEN is Low, V
When Bit 3 is set to ‘0’ no program or erase operations have been attempted with PEN Low,
V
When Bit 3 is set to ‘1’ a program or erase operation has been attempted with PEN Low, V
Once set to ‘1’, Bit 3 can only be reset by an Clear Status Register command or a hardware
reset. If set to ‘1’ it should be reset before a new program or erase command is issued,
otherwise the new command will appear to fail.
IL
, since the last Clear Status Register command, or hardware reset.
IL
.
Status Register
41/81
IL
.