IP200 ETC [List of Unclassifed Manufacturers], IP200 Datasheet - Page 22

no-image

IP200

Manufacturer Part Number
IP200
Description
Interpolation Circuit for Incremental Measuring Systems
Manufacturer
ETC [List of Unclassifed Manufacturers]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
IP2000-06
Manufacturer:
IR
Quantity:
20 000
Part Number:
IP2001
Manufacturer:
IOR
Quantity:
317
Part Number:
IP2001
Manufacturer:
International Rectifier
Quantity:
10 000
Part Number:
IP2001
Manufacturer:
IR
Quantity:
20 000
Part Number:
IP2001PBF
Manufacturer:
International Rectifier
Quantity:
10 000
Part Number:
IP2001TR
Manufacturer:
IR
Quantity:
1 000
Part Number:
IP2001TR
Manufacturer:
SMD
Quantity:
150
Part Number:
IP2001TR
Manufacturer:
International Rectifier
Quantity:
10 000
Part Number:
IP2001TR
Manufacturer:
IR
Quantity:
20 000
Part Number:
IP2001TRPBF
Manufacturer:
International Rectifier
Quantity:
10 000
Part Number:
IP2002
Manufacturer:
IOR
Quantity:
512
Part Number:
IP2002
Manufacturer:
OKITA
Quantity:
107
Part Number:
IP2002
Manufacturer:
International Rectifier
Quantity:
10 000
Part Number:
IP2003
Manufacturer:
IR
Quantity:
20 000
Part Number:
IP2003AP
Manufacturer:
IR
Quantity:
20 000
9
The IP200 IC does not contain an internal Power-On-Reset circuit! It is essential to supply the IP200
with an external reset signal on pin NRES. This reset signal must appear low until 3ms after VDD rising to a
voltage level of 4.75V.
If NRES and NERR are shorted, the error signal is held through the “NERR -chain” while one of the chain flip-
flops contains a “0”.
9.1
The time between the rising edge of NRES and the rising edge of SDO/RDY, which means the end of the
reset process, amount to approximately 1365 system clocks.
9.2
There are two different types of configuration possible:
Configuration via input pins
Configuration via SPI
Figure 13
D-09116 Chemnitz, Germany
1.
2.
3.
4.
5.
internal NERR
Reset / Configuration
Zwickauer Straße 227
Reset Processing
Configuration
 The register CFG0 will be configured via the input pins IR(2:0), IT(2:1), TRG/GFE and
 All other registers are initialised with default values.
 Suitable for low-cost single-chip and standard applications.
 Pins DP(3:0) select SPI hardware address (for multi-channel systems only).
 Suitable for applications with SPI interface, for example microcontroller systems.
GEMAC
Gesellschaft für
Mikroe lektronikanwendung Chemnitz mbH
Pin SDO/RDY goes to L, all register will be initialised with default values.
The IC is operating a self-calibration, the configuration pins are read into the CFG0 register.
Start of normal operation.
Pin SDO/RDY goes to H (external pull-up required).
The configuration register could be changed via SPI interface.
NRES
SDI/SPEED.
CLK
D
Reset (LOW-active) to
all Flip Flops in the IC
Q
Chain of Flip Flops,
not affected by NRES-Signal
CLK
D
Phone:
Fax::
Internet:
Email:
Date: 20.04.04
Q
+49 371 33 77 - 0
+49 371 33 77 272
www.gemac-chemnitz.de
interpolation@gemac-chemnitz.de
sales@gemac-chemnitz.de
IP200
VDD
Page 22 of 30
NRES
NERR
Title:
Data Sheet GC-IP200
Name of Document:
43500-DB-2-1-E-IP200.pdf

Related parts for IP200