ATMEGA169 ATMEL [ATMEL Corporation], ATMEGA169 Datasheet - Page 167

no-image

ATMEGA169

Manufacturer Part Number
ATMEGA169
Description
8-bit Microcontroller with 16K Bytes In-System Programmable Flash
Manufacturer
ATMEL [ATMEL Corporation]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ATMEGA169-16AI
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATMEGA169-16AI SL709
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATMEGA169-16AI SL710
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATMEGA169-16AU
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATMEGA169A-AU
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATMEGA169P-15AT
Manufacturer:
PANASONIC
Quantity:
301
Part Number:
ATMEGA169P-15AT
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
ATMEGA169P-16AU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
ATMEGA169PA-MU
Manufacturer:
ATMEL
Quantity:
31
Part Number:
ATMEGA169PAAU
Manufacturer:
INF
Quantity:
4 275
Asynchronous Operational
Range
2514P–AVR–07/06
Figure 75 shows the sampling of the stop bit and the earliest possible beginning of the
start bit of the next frame.
Figure 75. Stop Bit Sampling and Next Start Bit Sampling
The same majority voting is done to the stop bit as done for the other bits in the frame. If
the stop bit is registered to have a logic 0 value, the Frame Error (FE) Flag will be set.
A new high to low transition indicating the start bit of a new frame can come right after
the last of the bits used for majority voting. For Normal Speed mode, the first low level
sample can be at point marked (A) in Figure 75. For Double Speed mode the first low
level must be delayed to (B). (C) marks a stop bit of full length. The early start bit detec-
tion influences the operational range of the Receiver.
The operational range of the Receiver is dependent on the mismatch between the
received bit rate and the internally generated baud rate. If the Transmitter is sending
frames at too fast or too slow bit rates, or the internally generated baud rate of the
Receiver does not have a similar (see Table 72) base frequency, the Receiver will not
be able to synchronize the frames to the start bit.
The following equations can be used to calculate the ratio of the incoming data rate and
internal receiver baud rate.
D
S
S
S
R
Table 72 and Table 73 list the maximum receiver baud rate error that can be tolerated.
Note that Normal Speed mode has higher toleration of baud rate variations.
F
M
slow
(U2X = 0)
(U2X = 1)
Sample
Sample
RxD
Sum of character size and parity size (D = 5 to 10 bit)
Samples per bit. S = 16 for Normal Speed mode and S = 8 for Double Speed
mode.
First sample number used for majority voting. S
for Double Speed mode.
Middle sample number used for majority voting. S
S
is the ratio of the slowest incoming data rate that can be accepted in relation to the
receiver baud rate. R
accepted in relation to the receiver baud rate.
M
R
= 5 for Double Speed mode.
slow
=
------------------------------------------ -
S 1
1
1
(
D
2
+
+
D S ⋅
3
2
1
fast
)S
4
+
is the ratio of the fastest incoming data rate that can be
S
F
5
3
6
7
4
8
STOP 1
9
5
10
F
(A)
0/1
6
R
= 8 for normal speed and S
M
fast
0/1
= 9 for normal speed and
=
ATmega169/V
(B)
0/1
0/1
-----------------------------------
(
D
(
+
D
1
+
)S
2
)S
+
S
(C)
M
F
167
= 4

Related parts for ATMEGA169