WM8580AGEFTRV WOLFSON [Wolfson Microelectronics plc], WM8580AGEFTRV Datasheet - Page 50

no-image

WM8580AGEFTRV

Manufacturer Part Number
WM8580AGEFTRV
Description
Multichannel CODEC with S/PDIF Transceiver
Manufacturer
WOLFSON [Wolfson Microelectronics plc]
Datasheet
WM8580
w
Table 42 PLL Control Register Function in PLL User and PLL S/PDIF Receiver Modes
In user mode, the user has full control over the function and operation of both PLLA and PLLB. In
this mode, the user can accurately specify the PLL N and K multiplier values and the pre and post-
scale divider values and can hence fully control the generated clock frequencies.
Refer to Table 41 and Table 43 for details of the registers available for configuration in this mode.
Table 41 User Mode PLL_K and PLL_N Multiplier Control
REGISTER
ADDRESS
DEVREV
PLLA 1/
DEVID1
PLLA 2/
DEVID2
PLLA 3/
PLLB 1
PLLB 2
PLLB 3
PLL User Mode (Selected if S/PDIF Receiver Disabled)
00h
01h
02h
04h
05h
06h
R0
R1
R2
R4
R5
R6
POSTSCALE_A
POSTSCALE_B
FREQMODE_A
FREQMODE_B
PRESCALE_A
PRESCALE_B
PARAMETER
PLLA_N
PLLB_N
PLLA_K
PLLB_K
BIT
8:0
8:0
3:0
7:4
8:0
8:0
3:0
7:4
PLLA_K[21:18]
PLLB_K[21:18]
PLLA_K[17:9]
PLLB_K[17:9]
PLLA_N[3:0]
PLLB_N[3:0]
PLLA_K[8:0]
PLLB_K[8:0]
LABEL
PLL USER
Manual
Manual
Manual
Manual
Manual
Manual
Manual
Manual
Manual
Manual
MODE
100100001
101111110
100100001
101111110
DEFAULT
1101
0111
1101
0111
Configure Specified PLLB Frequency
Configure Specified PLLB Frequency
Configure Specified PLLB Frequency
PLL S/PDIF RECEIVER MODE
256fs/128fs PLLACLK Select
Write PRESCALE_B Value
Automatically Controlled
Automatically Controlled
Automatically Controlled
Fractional (K) part of PLLA
frequency ratio (R).
Value K is one 22-digit binary
number spread over registers R0,
R1 and R2 as shown.
Integer (N) part of PLLA frequency
ratio (R).
Use values in the range 5 ≤ PLLA_N
≤ 13 as close as possible to 8
Fractional (K) part of PLLB
frequency ratio (R).
Value K is one 22-digit binary
number spread over registers R4,
R5 and R6 as shown.
Note: PLLB_K must be set to
specific values when the S/PDIF
receiver is used. Refer to S/PDIF
Receive Mode Clocking section
for details.
Integer (N) part of PLLB frequency
ratio (R).
Use values in the range 5 ≤ PLLB_N
≤ 13 as close as possible to 8
Note: PLLB_N must be set to
specific values when the S/PDIF
receiver is used. Refer to S/PDIF
Receive Mode Clocking section
for details.
Not Used
Not Used
DESCRIPTION
PD Rev 4.3 August 2007
Production Data
50

Related parts for WM8580AGEFTRV