M30622 Mitsubishi, M30622 Datasheet - Page 141
M30622
Manufacturer Part Number
M30622
Description
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Manufacturer
Mitsubishi
Datasheet
1.M30622.pdf
(184 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
M30622-109GP
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Company:
Part Number:
M30622ECFP
Manufacturer:
INFINEON
Quantity:
607
Part Number:
M30622EECFP
Manufacturer:
MIT
Quantity:
20 000
Company:
Part Number:
M30622F8PA04GP
Manufacturer:
MIT
Quantity:
105
Part Number:
M30622F8PA04GP
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
M30622F8PFP
Manufacturer:
MIT
Quantity:
20 000
Company:
Part Number:
M30622F8PFP#D5C
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Company:
Part Number:
M30622F8PFP#U3C
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Company:
Part Number:
M30622F8PFP#U5C
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Company:
Part Number:
M30622F8PFPD5
Manufacturer:
RENESAS
Quantity:
893
Company:
Part Number:
M30622F8PFPU3C
Manufacturer:
RENESAS
Quantity:
5 002
Company:
Part Number:
M30622F8PFPU5U
Manufacturer:
STM
Quantity:
4 667
Part Number:
M30622F8PGP
Manufacturer:
MIT
Quantity:
20 000
Tentative Specifications REV.A
Mitsubishi microcomputers
S
pecifications in this manual are tentative and subject to change.
M16C / 62T Group
UART2 Special Mode Register
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
The acknowledgment non-detection interrupt refers to the interrupt that occurs when the SDA terminal
level is detected still staying “H” at the rising edge of the 9th transmission clock. The acknowledgment
detection interrupt refers to the interrupt that occurs when SDA terminal’s level is detected already went
to “L” at the 9th transmission clock. Also, assigning 1 1 0 1 (UART2 reception) to the DMA1 request factor
select bits provides the means to start up the DMA transfer by the effect of acknowledgment detection.
Bit 1 of the UART2 special mode register (0377
) is used as the arbitration loss detecting flag control bit.
16
Arbitration means the act of detecting the nonconformity between transmission data and SDA terminal
data at the timing of the SCL rising edge. This detecting flag is located at bit 3 of the UART2 reception
buffer register (037F
), and “1” is set in this flag when nonconformity is detected. Use the arbitration lost
16
detecting flag control bit to choose which way to use to update the flag, bit by bit or byte by byte. When
setting this bit to “1” and updated the flag byte by byte if nonconformity is detected, the arbitration lost
detecting flag is set to “1” at the falling edge of the 9th transmission clock.
If update the flag byte by byte, must judge and clear (“0”) the arbitration lost detecting flag after complet-
ing the first byte acknowledge detect and before starting the next one byte transmission.
Bit 3 of the UART2 special mode register is used as SCL- and L-synchronous output enable bit. Setting
this bit to “1” goes the P7
data register to “0” in synchronization with the SCL terminal level going to “L”.
1
141