P82C150AFT Philips Semiconductors, P82C150AFT Datasheet - Page 10

• Manufacturer Part Number: P82C150AFT
• Description: CAN Serial Linked I/O device SLIO with digital and analog port functions
• Manufacturer: Philips Semiconductors

Philips Semiconductors
7.2.1
This read only register contains the states of port pins
P15 to P0 which are transmitted on request, or
automatically by change of one of the input levels,
provided that the respective input is configured to event
capture mode (see Table 3). When an edge is detected
the port state is loaded into the transmit buffer after the
Control Field of the triggered message is sent. Therefore a
delay for input settling is provided. If between edge
detection and transmission of the data input register
another input signal change at the input port occurs, the
corresponding data input register bit is overwritten by the
current input port value. Additionally the register content is
sent automatically after wake-up or bus mode change,
once the bit time has been calibrated (part of the ‘sign-on’
message).
7.2.2
This write only register contains configuration information
per port pin for the event capture facility.
The corresponding PE-bit (see Table 3) has to be set to
logic 1 to enable capturing of the rising edge.
Table 3 Programming of the I/O registers to event capture on edge or to digital output
X = don’ t care; n = 0 to 15.
1996 Jun 19
Digital output
Digital input
Polling
Event capture on edge
CAN Serial Linked I/O device (SLIO) with
digital and analog port functions
Rising
Falling
Rising and Falling
D
P
OSITIVE
ATA
FUNCTION
I
NPUT
E
DGE
R
EGISTER
R
EGISTER
(A
DDRESS
(A
DDRESS
0)
POSITIVE EDGE
(BITS PEn)
1)
X
X
1
0
1
REGISTER CONTENTS OF PARTICULAR PORT PIN
10
7.2.3
This write only register contains configuration information
per port pin for the event capture facility.
The corresponding NE-bit (see Table 3) has to be set to
logic 1 to enable capturing of the falling edge.
The combination of PE and NE functions is possible.
7.2.4
This write only register contains the output data for the port
pins. The output drivers are bitwise enabled by OE
(see Section 7.2.5). New data for the output port register
are processed and written to the output ports directly after
the corresponding CAN message to the P82C150 is
successfully checked and becomes valid.
7.2.5
This write only register controls the output drivers of the
port pins. The corresponding Output Enable Register bit
has to be set to logic 1 to enable an output driver. If set to
logic 0, the corresponding output driver is disabled
(floating; see Fig.7).
NEGATIVE EDGE
N
D
O
EGATIVE
ATA
UTPUT
(BITS NEn)
O
X
X
0
1
1
UTPUT
E
E
NABLE
DGE
R
EGISTER
R
R
EGISTER
EGISTER
(A
Preliminary specification
OUTPUT ENABLE
(A
DDRESS
(A
DDRESS
DDRESS
(BITS OEn)
P82C150
X
X
X
X
1
3)
2)
4)