P82C150AFT Philips Semiconductors, P82C150AFT Datasheet - Page 15

• Manufacturer Part Number: P82C150AFT
• Description: CAN Serial Linked I/O device SLIO with digital and analog port functions
• Manufacturer: Philips Semiconductors

Philips Semiconductors
7.3.2
Data Frames transmitted by the P82C150 contain three
data bytes (see Fig.7). The first data byte contains the
status information and the register address A3 to A0 (see
Tables 8 and 9), the other two data bytes contain the
content of the addressed I/O Register.
After each successful message transmission, the
P82C150 delays the transmission of a possibly further
pending message for three bit times. The reason is to give
other CAN controllers - with a lower identifier priority - the
possibility to transmit a message in case of faulty contact
at one of the edge-triggered port pins.
7.3.3
Received Data Frames have the same format as
transmitted ones, only the DIR-bit (ID.0) in the Arbitration
Field is different. The status bits RSTD, EW, BM1 and BM0
are ignored during reception.
The P82C150 confirms each reception of a Data Frame by
transmitting a Data Frame containing the (new) contents of
the addressed I/O Register.
7.3.3.1
1. Analog Configuration Register: If a P82C150 receives
1996 Jun 19
CAN Serial Linked I/O device (SLIO) with
digital and analog port functions
a Data Frame addressing the Analog Configuration
Register and the ADC bit is set to logic 1, it will
respond with two messages. The first message returns
the contents of the Analog Configuration Register. The
control instructions are executed (e.g. next analog
input channel selected), and an analog-to-digital
conversion cycle is started after a set-up time. After
finishing the analog-to-digital conversion cycle, the
second message is transmitted containing the result
(ADC Register).
T
R
F
RANSMISSION OF
RAMES
ECEPTION OF
Exceptions to the rule
D
ATA
D
ATA
F
RAMES AND
F
RAMES
R
EMOTE
15
2. ADC Register: On receiving a Data Frame addressing
3. At normal operation, the calibration messages are
7.3.3.2
Received Remote Frames must have the Data Length
Code DLC = 3 (Remote Frames with DLC 3 are ignored).
It is answered by a Data Frame containing the contents of
the Data Input Register.
the ADC Register, the P82C150 starts an
analog-to-digital conversion cycle. It automatically
returns the result of the conversion (ADC Register) by
transmitting a respective Data Frame after finishing
the analog-to-digital conversion cycle.
confirmed by returning a dominant bit in the
acknowledge slot. There is no particular confirmation
message returned by the P82C150. Only after
entering the calibrated state (start-up), a Data Frame
(‘sign-on’ message) containing the Data Input Register
contents is transmitted indicating to the host node, that
the P82C150 is now ready for transmission.
Remote Frame
Preliminary specification
P82C150