GS8342Q09AGE-250 GSI Technology, GS8342Q09AGE-250 Datasheet

GS8342Q09AGE-250

Manufacturer Part Number

GS8342Q09AGE-250

Description

FBGA 165/SYNCHRONOUS SRAM's 4M x 9 (36 Meg) Burst of 2

Manufacturer

GSI Technology

Datasheet

1.GS8342Q09AE-167I.pdf (35 pages)

Specifications of GS8342Q09AGE-250

Pack_quantity

Comm_code

85423245

Lead_time

Current page: 1 of 35
Download datasheet (2Mb)

165-Bump BGA

Commercial Temp

Industrial Temp

Features

• Simultaneous Read and Write SigmaQuad™ Interface

• JEDEC-standard pinout and package

• Dual Double Data Rate interface

• Byte Write (x36, x18, and x9) and Nybble Write (x8) function

• Burst of 2 Read and Write

• 1.8 V +100/–100 mV core power supply

• 1.5 V or 1.8 V HSTL Interface

• Pipelined read operation

• Fully coherent read and write pipelines

• ZQ pin for programmable output drive strength

• IEEE 1149.1 JTAG-compliant Boundary Scan

• 165-bump, 15 mm x 17 mm, 1 mm bump pitch BGA package

• RoHS-compliant 165-bump BGA package available

• Pin-compatible with present 9Mb and 18Mb and future 72Mb

SigmaQuad™ Family Overview

The GSQ8342Q08/09/18/36AE are built in compliance with

the SigmaQuad-II SRAM pinout standard for Separate I/O

synchronous SRAMs. They are 37,748,736-bit (36Mb)

SRAMs. The GSQ8342Q08/09/18/36AE SigmaQuad SRAMs

are just one element in a family of low power, low voltage

HSTL I/O SRAMs designed to operate at the speeds needed to

implement economical high performance networking systems.

Clocking and Addressing Schemes

The GSQ8342Q08/09/18/36AE SigmaQuad-II SRAMs are

synchronous devices. They employ two input register clock

inputs, K and K. K and K are independent single-ended clock

inputs, not differential inputs to a single differential clock input

buffer. The device also allows the user to manipulate the

output register clock quasi independently with the C and C

Rev: 1.06a 7/2008

Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.

and 144Mb devices

tKHQV

tKHKH

0.45 ns

3.6 ns

-278

Parameter Synopsis

1/35

36Mb SigmaQuad-II

Burst of 2 SRAM

0.45 ns

4.0 ns

-250

clock inputs. C and C are also independent single-ended clock

inputs, not differential inputs. If the C clocks are tied high, the

K clocks are routed internally to fire the output registers

instead.

Because Separate I/O SigmaQuad-II B2 RAMs always transfer

data in two packets, A0 is internally set to 0 for the first read or

write transfer, and automatically incremented by 1 for the next

transfer. Because the LSB is tied off internally, the address

field of a SigmaQuad-II B2 RAM is always one address pin

less than the advertised index depth (e.g., the 2M x 18 has a

1024K addressable index).

0.45 ns

5.0 ns

-200

GS8342Q08/09/18/36AE-278/250/200/167

1 mm Bump Pitch, 11 x 15 Bump Array

165-Bump, 15 mm x 17 mm BGA

6.0 ns

0.5 ns

-167

Bottom View

1.8 V and 1.5 V I/O

167 MHz–278 MHz

1.8 V V

Related parts for GS8342Q09AGE-250

Related keywords

GS8342Q09AGE-250 datasheet
GS8342Q09AGE-250 data sheet
GS8342Q09AGE-250 pdf datasheet
GS8342Q09AGE-250 component
GS8342Q09AGE-250 part
GS8342Q09AGE-250 distributor
GS8342Q09AGE-250 RoHS
GS8342Q09AGE-250 datasheet download