AK4687 AKM [Asahi Kasei Microsystems], AK4687 Datasheet - Page 13

no-image

AK4687

Manufacturer Part Number
AK4687
Description
Asynchronous Stereo CODEC with Capless Stereo Selector
Manufacturer
AKM [Asahi Kasei Microsystems]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AK4687EQ
Manufacturer:
AKM
Quantity:
20 000
The AK4687 has two audio serial interfaces (PORT1 and PORT2) which can be operated asynchronously. The PORT2 is
the audio data interface for DAC, and the PORT1 is for ADC. At each PORT, the external clocks, which are required to
operate the AK4687 in slave mode, are MCLK1 (MCLK2), LRCK1 (LRCK2) and BICK1 (BICK2). The MCLK1
(MCKK2) must be synchronized with LRCK1 (LRCK2) but the phase is not critical.
The AK4687 has independent power-down function for ADC and DAC controlled by the PDN1 and PDN2 pins (or
PWAD and PWDA bits). In I
PWAD bit = PWDA bit = “1”
operation when PDN1 pin = PDN2 pin = “H”. The AK4687 is automatically powered-down when MCLK1 clock is
stopped in master mode (MSN pin = “H”), or when MCLK1 (MCLK2), LRCK1 (LRCK2) and BICK1 (BICK2) are
pulled-down in slave mode (MSN pin = “L”). In this case, the ADC output is “0” data and DAC output is pulled down to
VSS. The power-down state is released and the AK4687 starts operation when MCLK1 is input in master mode (MSN pin
= “H”), or when MCLK1 (MCLK2), LRCK1 (LRCK2) and BICK1 (BICK2) are input in slave mode (MSN pin = “L”).
When the reset is released (PDN1/2 pin = “L” → “H”), such as after power up the device, the ADC/DAC of AK4687 is in
power down state until MCLK1/2, LRCK1/2 and BICK1/2 is input.
MS1307-E-00
System Clock
PDN1 pin
H
H
H
L
PDN1 pin
PDN2 pin
H
H
L
H
H
H
L
PWAD bit
PDN2 pin
×
0
1
1
Table 2. System CLOCK for ADC (H/W Control Mode, PORT1)
Table 4. System CLOCK for DAC (H/W Control Mode, PORT2)
Table 1. System CLOCK for ADC (I
Table 3. System CLOCK for DAC (I
Master mode: MCLK1
Slave mode: MCLK1,LRCK1 and BICK1
2
H
H
L
C control mode, the AK4687 is in normal operation when PDN1pin=PDN2 pin= “H” and
(Table
PWDA bit
Master mode: MCLK1
Slave mode: MCLK1,LRCK1 and BICK1
×
0
1
1
1,
MCLK2,LRCK2
Table
and BICK2
Non-active
Non-active
OPERATION OVERVIEW
active
3). In H/W control mode
active
×
MCLK2,LRCK2
×
and BICK2
Non-active
Non-active
active
active
×
×
×
×
- 13 -
Power down
Power down
DAC stauts
Power up
2
2
C Control Mode, PORT1)
C Control Mode, PORT2)
Power down
Power down
Power down
DAC stauts
Power up
(Table
Power down
Power down
ADC stauts
Power up
2,
(×: Don’t Care)
DAC output
DAC OUT
Table
Power down
Power down
Power down
ADC stauts
Power up
VSS
VSS
4), the AK4687 is in normal
(×: Don’t Care)
DAC output
DAC OUT
(×: Don’t Care)
ADC output
ADC OUT
VSS
VSS
VSS
(×: Don’t Care)
0
0
ADC output
ADC OUT
0
0
0
[AK4687]
2011/05

Related parts for AK4687